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Digital transmitters offer several advantages over conventional analog transmitters such
as reconfigurability, elimination of scaling-unfriendly, power hungry and bulky analog blocks
and portability across technology. The rapid advancement of technology in CMOS processes
also enables integration of complex digital signal processing circuitry on the same die as the
digital transmitter to compensate for their non-idealities. The use of this digital assistance
can, for instance, enable the use of highly efficient but nonlinear switching-class power am-
plifiers by compensating for their severe nonlinearity through digital predistortion. While
this shift to digitally intensive transmitter architectures is propelled by the benefits stated
above, several pressing challenges arise that vary in their nature depending on the frequency
of operation - from RF to mmWave.
Millimeter wave CMOS power amplifiers have traditionally been limited in output power
due to the low breakdown voltage of scaled CMOS technologies and poor quality of on-chip
passives. Moreover, high data-rates and efficient spectrum utilization demand highly linear
power amplifiers with high efficiency under back-off. However, linearity and high efficiency
are traditionally at odds with each other in conventional power amplifier design. In this
dissertation, digital assistance is used to relax this trade-off and enable the use of state-
of-the-art switching class power amplifiers. A novel digital transmitter architecture which
simultaneously employs aggressive device-stacking and large-scale power combining for watt-
class output power, dynamic load modulation for linearization, and improved efficiency under
back-off by supply-switching and load modulation is presented.
At RF frequencies, while the problem of watt-class power amplification has been long
solved, more pressing challenges arise from the crowded spectrum in this regime. A major
drawback of digital transmitters is the absence of a reconstruction filter after digital-to-
analog conversion which causes the baseband quantization noise to get upconverted to RF
and amplified at the output of the transmitter. In high power transmitters, this upconverted
noise can be so strong as to prevent their use in FDD systems due to receiver desensitiza-
tion or impose stringent coexistence challenges. In this dissertation, new quantization noise
suppression techniques are presented which, for the first time, contribute toward making
watt-class fully-integrated digital RF transmitters a viable alternative for FDD and coex-
istence scenarios. Specifically, the techniques involve embedding a mixed-domain multi-tap
FIR filter within highly-efficient watt-class switching power amplifiers to suppress quanti-
zation noise, enhancing the bandwidth of noise suppression, enabling tunable location of
suppression and overcoming the limitations of purely digital-domain filtering techniques for
quantization noise.
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Chapter 1
Introduction
The demand for low cost and high data rate portable wireless devices with longer standby
times is growing exponentially. CMOS stands out as a prime candidate to satisfy this de-
mand owing to its ever improving cost, large production volumes and impressive digital
processing capabilities. Low frequency operations which were traditionally performed in the
analog domain have largely been digitized. This push to digitize all analog operations has
set foot into the domain of RF and mmWave front-end circuits as well in the last decade.
The transmitter in a typical wireless radio consumes the highest amount of power and has
been largely resistant to integration owing to the output power and efficiency requirements
of the power amplifier. The power amplifier has conventionally been an off-chip component
typically implemented in dedicated RF technologies such as GaAs, SiGe or InP. The inte-
gration of the power amplifier and the near-complete digitization of the CMOS transmitter
are main focuses of this thesis.
Recently, the FCC allocated 7 GHz of spectrum around 60 GHz for license-free operation.
Additionally, the equivalent isotropic radiated power (EIRP) in this band was more recently
expanded by the FCC to 82 dBm - 2×(51 dBi-antenna gain). According to the FCC report
and order [2], RF exposure levels in the near field and on the antenna surface may increase as
the size of the antenna decreases. Hence, they proposed to decrease maximum EIRP as the
antenna gain is reduced below 51 dBi. Despite this expansion, the high specific atmospheric
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Figure 1.1: Specific atmospheric attenuation across frequency. The data is extracted from [1].
absorption of oxygen at 60GHz (10-15 dB/km, Fig. 1.1) in addition to the unavoidable Frii’s
transmission losses make long-range communication challenging (loss over 100 m at 60 GHz
is 108 dB).
The 45 GHz band is another candidate which stands to evaluation. There are already
working groups that are investigating standardization in this band [4,5]. The main advantage
of the 45 GHz band is that it does not suffer from the severe atmospheric attenuation that
the 60 GHz band suffers from. Its specific attenuation is only 0.3 dB/km (Fig. 1.1). A
link-budget calculation is performed to compare the performance of the 60 GHz and 45 GHz
bands for backhaul applications. Table 1.1 summarizes the system parameters chosen and
the link-budget calculations. The EIRP limitations on the 45 GHz band are assumed to be
equal to the 60 GHz band limitations. As stated earlier, according to FCC rules [2], higher
EIRPs are allowed for systems using higher antenna gains. In other words, as the antenna
gain increases, the maximum transmitter peak linear output power (Ptx,−1dB) that satisfies
the maximum EIRP rule also rises. Fig. 1.2 shows the maximum allowable peak transmitter
output power that satisfies FCC rules of EIRP and the corresponding maximum range of
communication at 45 GHz and 60 GHz as a function of antenna gain. It is evident that
the 45 GHz band achieves ranges that are around one order of magnitude higher than its
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Figure 1.2: Maximum possible communication range for 45 GHz and 60 GHz links for the
peak linear output power (Ptx,−1dB) permitted by FCC [2] as a function of antenna gain.
The EIRP limitations on the emerging 45 GHz band are assumed to be equal to the 60 GHz
band limitations.
60 GHz counterpart across the board. For instance, assuming an antenna gain of 42 dBi
(typical Cassegrain antenna gain), the maximum allowable Ptx,−1dB is 30 dBm. The resultant
maximum range for a 60 GHz link is only 1.4 km while that for a 45 GHz link would be
13 km. Hence, the 45 GHz band is more suited for long-distance back-haul applications.
This analysis also underscores the need for watt-class output powers in order to achieve
ranges in the order of tens of kilometers to make long-distance wireless backhaul a reality.
1.1 mmWave CMOS Power Generation Challenges
In the last decade or two, advancements in technology scaling have enabled CMOS integrated
circuits to operate at mmWave frequencies. Fig. 1.3a shows how the maximum oscillation
frequency (fmax) of CMOS transistors have been improving with technology scaling. How-
ever, a major drawback of migrating to deeply scaled technologies is the limited breakdown
voltage as shown in Fig. 1.3b. The low breakdown voltage limits the output swing that can
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Table 1.1: Summary of link budget calculations performed for 60 GHz and 45 GHz
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(a) (b)
Figure 1.3: (a) fmax of deep-submicron CMOS technology nodes from the literature. (b)
Supply voltage of deep-submicron CMOS technology nodes.
(a) (b)
Figure 1.4: Survey of the (a) saturated output power and (b) PAE achieved by RF and
millimeter-wave CMOS PAs prior to the work described in this thesis.
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be sustained at the drain of a device which in turn limits the power that can be delivered to
the load. Furthermore, the lossy silicon substrate in CMOS results in an increase in the loss
in active and passive components at high frequencies. Coupled with the low available gain
of devices, these factors constitute the bottleneck in designing high performance mmWave,
particularly high efficiency PAs with high output power. Additionally, the high path loss at
these frequencies, have typically limited the deployment of mmWave transceivers to short-
range links. However, burgeoning long-range applications such as satellite communication
in the 45 GHz band and high data-rate wireless backhaul in the 71-76 GHz and 81-86 GHz
bands have innervated research efforts for the development of high-power, energy-efficient
PAs.
The impact of technology scaling on power amplification is further corroborated by a
survey of the saturated output power (Fig. 1.4a) and power added efficiency (Fig. 1.4b) for
RF and millimeter-wave PAs reported in the literature. Clearly, at low Radio Frequencies
(RF), watt-level output powers have been achieved high efficiencies. However, as we move
towards the millimeter wave regime, output power as well as efficiency degrades substantially.
Typical output power numbers at mmwave are 1˜0 dBm at 10% PAE. There are some outliers
which achieve higher output power by employing techniques such as power-combining and
impedance transformation. However, implementation of efficient unit PA cells with high
output power is a significant challenge. Recent works involving series stacking of multiple
devices [6–8] in PAs have demonstrated moderate output powers (around 17-20 dBm) with
high efficiency (20-35%) in fine-line CMOS at mmWave frequencies [3, 9–14], but watt-level
output power still a challenge at these frequencies.
1.2 Linearity versus Efficiency trade-offs Conventional
Power Amplifiers
A second major challenge arises from the trade-off between efficiency and linearity which is
depicted in Fig. 1.5a. Linear and quasi-linear PA classes (like class-A, class-AB, class-B)
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(a) (b)
Figure 1.5: (a) Linearity and efficiency trade-off in power amplifiers. (b) Typical modulation
waveform PDF and power amplifier efficiency as a function output power.
are typically less efficient than their nonlinear counterparts (like class-E, class-D−1, etc.).
To efficiently utilize the spectrum and achieve high data-rates, PAs are operated in highly
backed-off regions to handle high-order modulations in a linear manner. This causes the
average transmitter efficiency to plummet since the quintessential PA is most efficient near
Psat and exhibits poor efficiency under back-off. This is depicted in Fig. 1.5b where a typical
modulation waveform’s probability distribution function is superimposed on the efficiency
under back-off curve of a power amplifier. PAs employing architectures such as outphasing
[15] and Doherty [13] have been proposed as efficiency enhancement solutions. However, the
load modulation effect in outphasing is quite weak and does not provide significant benefits
in efficiency under back-off. The Doherty architecture offers considerable improvement in
efficiency under back-off but requires extensive linearization.
This thesis introduces a linearizing PA architecture at mmWave frequencies in Chapter
2, that simultaneously enables high saturated output power (Psat) through large-scale power
combining, linearity through dynamic load modulation, and high efficiency under back-off
through supply-switching and load modulation A lumped quarter-wave combiner that enables






















Figure 1.6: Conventional analog transmitters showing the power spectral densities of the
signals at different nodes in the transmitter.
eight-way power combining with a high 75% measured efficiency at 45 GHz is proposed.
The use of this combiner in conjunction with stacked Q-band class-E-like SOI CMOS PAs
( [10], [3]) results in watt-class operation (Psat >0.5 W) from a 45 nm SOI CMOS PA
array with a 1 dB bandwidth spanning 33-46 GHz owing to combiner-PA co-design [16].
A 42.5 GHz three-bit digital to mmWave PA array employing the linearizing architecture
achieves PAE−6dB/PAEpeak = 67.7%, a highly-linear digital control word (DCW) to output
amplitude profile and low AM-PM distortion [16].
1.3 Analog versus Digital CMOS RF Transmitters
CMOS transmitters in the RF regime face a different set of challenges from their mmWave
counterparts. As seen in Fig. 1.4a, watt-class output powers have already been achieved















Figure 1.7: Fully integrated digital transmitters (in this case in Cartesian configuration)
showing the power spectral densities of the signals at different nodes in the transmitter.
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at these frequencies in CMOS. The main challenges in RF transmitter arise from the push
toward scaling-friendly fully integrated solutions with high efficiency, reconfigurability and
high signal integrity. This push is driving an evolution in the architecture of CMOS RF
transmitters from the conventional analog form shown in Fig. 1.6 to the highly integrated
digital version shown in Fig. 1.7. The conventional analog transmitter consists of a base-
band DAC followed by an analog reconstruction filter to suppress its quantization noise and
spectral images. This is followed by a VGA for power control and then a mixer before the
signal is fed to a (potentially off-chip) PA for amplification PA for amplification [17–21].
Fully integrated digital transmitters [22–32], shown on the right, collapse the functionality
of DAC, mixer and power amplifier into a single block. The digital nature of these transmit-
ters allows for reconfigurability across multiple standards, easy portability and potentially
full synthesizability [33] while also eliminating power hungry and bulky analog blocks that
don’t scale well with technology. The off-chip PA in analog transmitters typically operates in
a linear class (A,AB) at considerable backoff from the peak in order to faithfully reproduce
an amplified version of the upconverted RF signal. This reduces the overall efficiency of
the transmitter. Digital transmitters offer the ability to use highly nonlinear switching class
power amplifiers such as Class E, Class D−1 and Class E/Fodd. This is possible because their
non-ideal behavior is compensated for by means of high-speed on-chip digital processing and
assistance. Hence, these transmitters have the potential to achieve higher efficiencies while
achieving the signal integrity of conventional analog transmitters in the signal band. How-
ever, since the reconstruction filter following the digital to analog conversion is eliminated,
the spectral images and the baseband quantization noise get directly upconverted to RF and
amplified along with the desired signal.
1.4 Issue of Spectral Images in Digital Transmitters
Spectral images generated in the baseband signal are only attenuated by the sinc function of
the ZOH in the digital to analog conversion process. The amount of attenuation provided by
























Figure 1.8: (a) RF digital transmitter in an FDD setup. (b) Receiver noise figure degradation
as a function of transmitter noise in the receive band for different duplexer isolations.
the sinc may be increased by increasing the sampling rate. Also, as the spectral images are
pushed farther away from the operating frequency of the transmitter, the output network of
the PA serves to further attenuate them. Another technique that can significantly increase
the suppression of spectral images is L-fold linear interpolation [34]. In this technique,
each unit-amplifier in the digital transmitter is divided into L identical sub-amplifiers and
are driven sequentially by an L-phase clock thereby creating a staircase approximation to
linear interpolation in the digital to analog conversion step. In this manner, a sinc2 transfer
function is approximated. In [34], such a technique was used to attenuate the spectral images
by 20 dB over and above the baseline case with a simple zero-order-hold. Digital transmitter
quantization noise remains an unsolved issue and forms the focus of the second half of this
thesis.
1.5 Issue of Quantization Noise in Digital Transmitters
Fig. 1.8a shows an FDD configuration with a digital transmitter and an LNA attached to
an antenna through a duplexer. The unfiltered baseband quantization noise in the trans-
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Figure 1.9: Survey of existing analog and digital CMOS RF transmitters.
mitter is upconverted to RF, amplified and leaks to the input of the receiver through the
duplexer thereby degrading its noise figure. For a peak transmitter output power of 1 W,
6 dB modulation signal peak-to-average power ratio (PAPR), and stand-alone receiver noise
figure of 5 dB, the effective receiver noise figure as a function of the transmitter noise in
the receive band for three duplexer isolations is shown in Fig. 1.8. For a typical duplexer
isolation of 45 dB, the transmitter noise floor in the receive band must be <-156 dBc/Hz
to negligibly degrade the receiver sensitivity. Aside from FDD, co-existence requirements
of multiple wireless transceivers on the same platform impose very similar transmitter noise
floor requirements to avoid receiver desensitization. Quantization noise can be suppressed
by increasing the sampling rate and/or DAC resolution, both of which are associated with
a corresponding increase in digital power consumption and complexity. To meet the chal-
lenging -156 dBc/Hz noise requirement, we need an effective number of bits (ENOB) of
11 bits and a sampling frequency of 0.5 GS/s. Such a high ENOB is extremely challenging
in high-power digital PAs given their strong output nonlinearity.
A survey of existing CMOS RF transmitters and modulators (Fig. 1.9) consisting
of analog transmitters [17–21, 35, 36], digital polar [26, 27, 29, 37–40] and digital cartesian
[22, 23, 41–43] transmitters shows that the -156 dBc/Hz requirement has been adequately
met in transmitters with low output powers. However, there is still a gap of about 2 or-
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ders of magnitude for digital transmitters, particularly those with high output power levels
(¿15 dBm).
Although the low power digital modulators in [42–44] have met the desired noise floor
for FDD through noise-shaping, they are limited in two significant ways. An external power
amplifier must necessarily follow these digital modulators in order to boost the output power
level for practical wireless applications. This departs from the desire to have fully integrated
SoCs required in modern devices for compactness, smaller PCB footprint, and lower packag-
ing and testing costs. Moreover, if the noise-shaping of the modulator must be retained in
the final amplified output, the external power amplifier must operate in a linear class mode
(A,AB,B or F) and at a significant amount of back-off from the peak output power both
of which would drastically reduce transmitter efficiency. A DPD algorithm could be used
to compensate for the nonlinearity of the external PA alleviating the amount of back-off
required. This could help gain back a few percentage points in efficiency but would sig-
nificantly affect the notch created by the modulator due to its sensitivity to the residual
nonlinearity after DPD. Hence, RX-band noise shaping techniques applied to low-power dig-
ital modulators are largely ineffective in practical system implementations. In this thesis, a
technique to shape the RX-band noise in a high-power digital transmitter is introduced thus
obviating the need for an external power amplifier and achieving full system integration.
In [40], signal generation algorithms are used to reduce the OOB noise in the receive
band in a digital polar transmitter. Linear-phase FIR filters are applied to the amplitude
and phase paths in addition to employing delta-sigma algorithms on the amplitude path for
lower noise. However, the achieved noise-floor is -136.5 dBc/Hz (as opposed to the expected
-154 dBc/Hz from simulations) at 12.5 dBm of output power. This is due to the nonlinearity
of the buck converter in the amplitude path which drastically reduces the filtering provided
by the digital-domain techniques mentioned above. This also underscores the sensitivity of
purely digital-domain noise filtering techniques to the output stage nonlinearity.
In this thesis, the concept of mixed-domain FIR filtering is introduced in order to over-
come the limitation imposed on noise-shaping techniques by the severe output nonlinearity
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of high-power switching class power amplifiers. Two works incorporating this technique are
targeted at achieving the FDD requirement for transmitter noise in the receive band at
watt-class output power levels. In the first work described in Chapter 3, a two-tap mixed-
domain FIR filter is embedded in a Class E/Fodd based digital cartesian RF transmitter. The
transmitter achieves an average output power of 21.1 dBm with an efficiency of 16% while
transmitting a 20 MHz 64-QAM signal. The achieved noise-floor is -141 dBc/Hz at 100 MHz
offset from the carrier while transmitting a 64-QAM 1 MHz signal at 2.4 GHz. This work
represents a step toward achieving FDD specifications while transmitting watt-class output
power. However, this is still short of the FDD requirement by more than 15 dB. Owing to the
severely nonlinear source impedances of the current-combined Class E/Fodd RFDAC taps,
the suppression of noise is limited to just 10 dB in the RX-band. Moreover, the bandwidth
of noise suppression achieved is just around 2 MHz owing to the use of a simple two-tap
structure. Additionally, the delays of the embedded FIR can only be integer multiples of the
digital clock period which severely limits the number of possible notch locations.
The second work described in Chapter 4 is a high-power digital transmitter that reaches
the challenging -150 dBc/Hz RX-band noise level through the following innovations: (i) em-
bedding mixed-domain FIR filtering within a highly linear and mismatch-resilient switched-
capacitor digital PA architecture to improve notch depth, and (ii) a multi-tap FIR struc-
ture with programmable analog sub-sample delays that enables >20 MHz notch bandwidth
and flexible notch placement for arbitrary duplexing offsets. The digital transmitter also
achieves a peak output power of 30.3 dBm at a peak efficiency of 34% through aggressive
power-combining, impedance transformation and IQ cell re-use [45].
Chapter 5 concludes with possible directions for future research that are natural exten-
sions of this thesis.
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Chapter 2
Large-Scale Power Combining and
Mixed-Signal Linearizing
Architectures for Watt-Class
mmWave CMOS Power Amplifiers
In this chapter, the open challenges facing mmWave power amplifiers and power-DACs are
addressed. This chapter is organized as follows: Section 2.1 describes the proposed architec-
ture that enables large-scale power combining and linearization with high efficiency under
back-off. In Section 2.2, the challenges associated with on-chip large-scale mmWave power
combining are delineated. A non-isolating combiner architecture with the desired load mod-
ulation ability is presented along with design guidelines. The effect of non-idealities in the
sub-blocks on the linearity and efficiency under back-off of the proposed architecture are dis-
cussed in Section 2.3 with design guidelines on how to mitigate them. The implementation
details of two PA prototypes in a 45 nm SOI CMOS process based on the proposed combiner
and linearizing architecture are discussed in Section 2.4. Section 2.5 reports the measurement
results of the two PA prototypes and compares them with state-of-the-art mmWave power
amplifiers. Section 2.6 concludes with a summary of the accomplishments of this work.
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Figure 2.1: Digitally-controlled load modulated power-DAC architecture.
2.1 Linearized Power-DAC Using Supply-Switching and
Digitally-Controlled load modulation
A digitally controlled, supply-switched and load modulated switching PA architecture shown
in Fig. 2.1 is proposed to enable high output power, low efficiency-degradation under back-off
and high linearity. The architecture employs several (n) switching-class mmWave PA unit-
cells which can be individually turned ON or OFF by means of a digital control bit. These are
combined using a non-isolating power combiner to make an overall linear mmWave DAC with
high back-off efficiency through the load modulation of the combiner and the elimination of
DC power consumption in OFF PAs. Salient features of this architecture are outlined below.
2.1.1 Stacked Switching-class Power Amplifier Unit-cells
Switching power amplifier classes such as D and E [46–48] are extensively utilized at RF
frequencies since they facilitate (ideally) lossless operation by eliminating the co-existence
of high voltage across and high current through the device. Recently, switching PAs have
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been demonstrated at mmWave frequencies as well using scaled CMOS technologies [49].
Series stacking of multiple devices in PAs [6] is a promising technique that enables the use of
higher supply voltages by distributing the overall voltage stress equally amongst the various
stacked devices [7,8]. The concept of device stacking has been recently demonstrated in the
mmWave regime for quasi-linear PAs [11, 12] as well as switching-class PAs [3, 9, 10, 14, 50]
to implement moderate-power, high-efficiency stacked PAs in CMOS. The stacked Class-E-
like PAs described in [10] and [3] generate 17-20 dBm of output power at 20-35% PAE, a
significant improvement over prior state-of-the-art mmWave PAs (with and without power-
combining) [49, 51–57]. This indicates that on-chip power combining of eight to sixteen of
these PAs can enable watt-class output power in CMOS at mmWave for the first time. Our
proposed architecture utilizes these Class-E-like stacked PAs as unit-cells in the array.
2.1.2 Load modulation for Linearity and High Back-off Efficiency
Linearity of output amplitude (Aout) with the number of PAs turned ON (m) can be achieved
in any power-combined system that satisfies conditions (B.1) and (B.5) detailed in the Ap-
pendix. However, it is not particularly beneficial to use an isolating combiner due to its poor
efficiency under back-off characteristics. Consider the case of a PA array which contains
n supply-switchable PAs that are combined using an isolating combiner and satisfies the
conditions for linear Aout vs. m as discussed in the Appendix. The total output power of
such a system is
Pout(m) = m× Punit × ηcomb(m), (2.1)
where ηcomb(m) is the efficiency of the combiner as a function of m and Punit is the output
power of each ON unit-cell which remains constant with m due to the isolating nature of the
combiner. Since the output amplitude of the PA array is linear with m (
√
Pout(m) ∝ m)
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The PA array’s drain efficiency is





where ηunit is the drain efficiency of an ON PA unit-cell and remains constant across m due
to the unchanging load impedance that it is presented with. Hence, any isolating combiner,
such as the n-way Wilkinson or the cascaded Wilkinson tree, that satisfies the conditions
for linear Aout versus m of the PA array is limited to a class-B like efficiency degradation
under back-off. The isolating combiner dissipates the excess power that the ON PA unit-cells
generate (in the isolation resistors in the case of the Wilkinson) in order to maintain linear
Aout versus m.
On the other hand, a non-isolating combiner with certain characteristics can alter the
output power of each ON PA unit-cell through load modulation such that the excess power
dissipated by the combiner to maintain linearity is lowered or even eliminated. This can result
in an efficiency under back-off that is better than class-B. Note that the changing efficiency
of the unit-cells with changing load impedance must be considered - this is discussed in
Section 2.3. While the outphasing transmitter in [15] also leverages load modulation, the
overall back-off characteristics are still worse than class-B due to the weak nature of the load
modulation.
Switching-class PA unit-cells typically exhibit an inverse proportional relationship be-
tween output power and load resistance. Quasi-linear-class PAs driven into hard-saturation/voltage-
limited regime can also exhibit the same property. This may be expressed as Punit(m) ∝
1/Rin(m) where Rin(m) is input resistance (assuming that the combiner presents a purely
resistive impedance to the PA unit-cells) presented by the non-isolating power combiner to
the ON PA unit-cells in Fig. 2.1. In other words, the effective source resistance of a switch-
ing PA is very small. The total output power of the PA array, assuming the combiner stays
lossless with m (ηcomb(m) = 1 for all m), is given by Pout(m) = mPunit(m), and must be
proportional to m2 to achieve Aout ∝ m.
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⇒ Rin(m) ∝ 1
m
(2.6)
Hence, the kind of load modulation that the non-isolating combiner must provide is an
inverse variation with m of the real part and no imaginary part. Section 2.2 contains detailed
discussions on how to build a compact and highly efficient non-isolating combiner with this
kind of load modulation.
Here, and through the rest of the chapter, we focus on AM-AM nonlinearity as AM-
PM nonlinearity can be pre-distorted for in a digital polar architecture for instance with
no significant impact on efficiency under backoff. Furthermore, particularly at mmWave
frequencies, high resolution phase modulators are more readily implemented than high-
amplitude-resolution power DACs. Finally, it is seen that as long as the imaginary part
of the impedance presented to ON PAs by the combiner is small across m (simulations are
presented in the Appendix), AM-PM distortion is small (results are shown in Section 2.5).
2.1.3 Supply-switching for High Back-off Efficiency
The PA unit-cells are equipped with supply switches to eliminate DC current consumption
when they are turned off. This way, the DC power consumption of the array also backs off
with the output power of the PA leading to an improved efficiency under back-off profile.
Detailed discussions on the implementation of such unit-cells in the context of stacked CMOS
switching-class mmWave PAs can be found in [58] and are summarized in Section 2.4.2.
2.1.4 Input Splitter
In order to maintain input match with the constant envelope mmWave input source, the input
impedance of the PA array must not vary with m. In this work, the burden of maintaining
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(a) (b) (c)
Figure 2.2: Conventional power combining techniques: (a) transformer-based series combin-
ing, (b) Wilkinson combining and (c) zero-degree combining.
input match is borne by the OFF unit-cells (by switching in termination resistors, see Section
2.4.2 and [58]) and the power splitter is designed as a zero-degree splitter [59], [60], [61] to
minimize area consumption within the layout constraints imposed by the PA array.
2.2 Large-Scale Millimeter-wave Power Combining
2.2.1 Limitations with conventional power combiners
Large-scale, low-loss power combining on silicon is fraught with several challenges. Transformer-
based series power combining [62] (Fig. 2.2a) is limited by the asymmetry that results from
parasitic winding and inter-winding capacitances, causing non-constructive addition of in-
dividual PA voltages and stability challenges [57]. With Wilkinson power combiners, the
maximum number of PA units n that can be combined in a single Wilkinson is restricted
to two to four by the highest transmission-line characteristic impedance Z0 that can be
achieved in the back end of the line (BEOL), as the required Z0 = 50
√
n Ω. Numerous
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Figure 2.3: Ribbed-ground microstrip with measured Z0 = 87 Ω and α = 0.7 dB/mm at
45 GHz. The signal-conductor width equals 5 µm and is in the topmost metal layer LB,
with 40 µm spacing to the ground-plane on either side. The bottom shield is made up of of
M1, M2, and M3 and has ribs with rib-length and rib-spacing each equal to 4.666 µm.
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attempts to realize a high characteristic impedance with moderate loss in the IBM 45 nm
SOI BEOL led to the slow-wave ribbed-ground microstrip structure shown in Fig. 2.3. This
structure uses periodic floating metal strips under a microstrip line to decrease the effective
wavelength by the slow-wave effect while simultaneously optimizing the distance between the
main current and the return current paths. The return current is pushed to the continuous
parts of the solid ground shield by virtue of the floating strips thereby increasing its distance
from the onward current. The shorter wavelength helps to realize the necessary impedance
transformation with shorter physical lengths while the large distance between the onward
and return currents maximizes the characteristic impedance of the line. The line can also be
made thinner for higher characteristic impedance but this is subject to electromigration con-
straints for the given current levels and also typically increases line loss. However, the best
line after multiple iterations of EM simulations has a characteristic impedance of 87 ohms
with a 0.7 dB/mm attenuation constant and an effective wavelength of 2.32 mm at 45 GHz.
Realizing a transmission line with Z0 = 141.42 Ω is clearly very hard to achieve on-chip in a
low-loss manner while meeting electromigration constraints for high power levels. Cascading
2:1 Wilkinsons (Fig. 2.2b) results in a severe increase in combiner loss. The zero-degree
combiner [59], [60], [61] shown in Fig. 2.2c is essentially a current combining approach where
the connecting lines are designed to perform the necessary impedance transformation. This
has the advantage of not being restricted to the use of quarter-wavelength transmission lines
of a fixed characteristic impedance. However, it is a multi-step structure and its efficiency
is a function of the impedance transformation performed by each stage in the cascade.
2.2.2 Proposed Non-isolating Lumped Quarter-wave Combiner
In this work, a quarter-wave combiner (shown in Fig. 2.4) is pursued, which is essentially
an n−way Wilkinson combiner without the isolation resistors. The isolation resistors are
eliminated due to the load modulation requirement described earlier. To address the high
Z0 requirement and enable large scale power combining on-chip in one step, we replace
the quarter-wave transmission lines of an n-way Wilkinson with lumped C − L − C pi-
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Figure 2.4: An n-way spiral-based lumped quarter-wave combiner with design equations.
section equivalents at the desired frequency of operation, since any reciprocal passive two-
port network has an equivalent pi-network at a given frequency. Each C−L−C pi-section is
realized as a single spiral inductor. To achieve the desired equivalent characteristic impedance
Z0 and behavior of a quarter-wave transmission line at the desired frequency ω0, the spiral
must achieve an inductance of L = Z0/ω0 and a parasitic capacitance of Cp = 1/(Z0ω0)
on either side as seen in Fig. 2.4. In other words, the parasitic capacitances of each
spiral are absorbed in the design as key components of the C − L − C pi-sections. If Rload
is the load impedance seen by the combiner and Rin is the desired input impedance then
L =
√
nRloadRin/ω0 and Cp = 1/ω0
√
nRloadRin. For instance, an eight-way combiner
designed at 45 GHz to drive a 50 Ω load and present a 50 Ω input impedance at each of its
inputs requires L = 500 pH with Cp = 25 fF on either side giving an effective Z0 of 141.42 Ω.
A 500 pH spiral inductor with 25 fF (or less) parasitic capacitance on each side is easily
achievable in the 45 nm SOI CMOS BEOL whereas a transmission line with the same Z0
is very hard to realize in a low-loss manner as mentioned earlier. The key insight is that
spirals are able to achieve higher equivalent characteristic impedances than transmission lines
primarily due to their magnetic self-coupling. This self-coupling, absent in transmission lines,
enables a greater inductance for a given parasitic capacitance budget. Loss is also reduced
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as spirals are able to use wider line widths than narrow high-Z0 transmission lines to achieve
the same characteristic impedance.
The maximum number of elements that can be combined in a single step using the
quarter-wave lumped combiner for a given Rload and Rin is limited by the achievable self-
resonant frequency (SRF) of spirals in the BEOL (16 in the case of the 45 nm SOI CMOS
BEOL for Rload=Rin=50 Ω for which Z0 = 200 Ω at 45 GHz) and layout considerations for
maintaining symmetry. In the watt-class PA array prototype, eight elements are combined
for which the spirals have a Z0 = 141.42 Ω at 45 GHz. However, with better floor-planning
techniques as many as 12 elements may be combined which requires a Z0 = 173.2 Ω at
45 GHz. While a lumped Wilkinson power divider has already been demonstrated in [63],
the high equivalent characteristic impedance of spirals was not exploited to combine more
than 4 elements.
The efficiency ηcomb of the n-way lumped quarter-wave combiner driving Rload may be

























QL is the inductive quality factor of the spiral and QC is the quality factor of its parasitic














where ρsec = nρcomb and is the impedance transformation performed by each spiral pi section
in the combiner. Equations (2.7) and (2.9) are the result of perturbative analysis and assume
that the currents and voltages in the ideal lossless combiner are unaffected by the presence
of the resistance in series with the inductance and in parallel with the capacitances to model
the loss of the spiral. It is seen that the efficiency of the combiner only depends on QL,
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Figure 2.5: Theoretical (from (2.7)) and simulated peak combiner efficiencies as a function
of ideal impedance transformation ratio ρsec of each spiral section for two pairs of QL, QC of
the spiral in an eight-way combiner at 45 GHz with Rload = 50 Ω.
QC and ρsec. The simulated and theoretical efficiencies of two eight-way combiners with
QL = 12, QC = 50 and QL = 25, QC = 20 at 45 GHz are shown in Fig. 2.5. Higher section
transformation ratios result in lower efficiencies with the peak efficiency occurring at ρsec = 1.
Because of the perturbative analysis, (2.7) matches well with simulations for higher efficiency
values and always gives a pessimistic estimate. In Section 2.4.1, design parameters of two
eight-way lumped quarter-wave combiners that are used in the implementation of the two
PA array prototypes in this work are discussed. The first combiner has ρcomb = 1 (ρsec = 8),
QL = 25, QC = 20 and an efficiency of 75% from full EM simulation as well as measurement
of the test-structure. The second combiner has ρcomb = 2 (ρsec = 16), QL = 12 and QC = 50
and an efficiency of 65% from EM simulations. Both efficiency numbers are close to the
predicted values shown in Fig. 2.5. A comparison of the lumped quarter-wave combiner’s
performance with conventional power combiners (three-level cascade of 2:1 Wilkinsons and
a zero-degree combiner) is discussed in Section 2.4.1.
This non-isolating combiner also exhibits the desired load modulation property for linear
output amplitude (Aout) versus m when used with ideal voltage-source-like switching PAs as
discussed in Section 2.1.2. We impose an additional constraint that an OFF unit-cell presents
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Figure 2.6: PA array output power as a function of the combiner’s impedance transformation
ratio ρcomb and the number of elements combined n. A two-stage 45-nm SOI CMOS Q-band
class-E-like PA design with a two-stacked driver stage and a four-stacked main PA presented
in [3] is used as the unit-cell in this study.
Figure 2.7: Combining efficiency as a function of the combiner’s impedance transformation
ratio ρcomb and the number of elements combined n.
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Figure 2.8: Device size and load impedance of each PA unit-cell as a function of ρcomb. A
two-stage 45-nm SOI CMOS Q-band class-E-like PA design with a two-stacked driver stage
and a four-stacked main PA presented in [3] is used as the unit-cell in this study.
Figure 2.9: Effective characteristic impedance Z0 of each spiral pi section as a function of
ρcomb and n. The spirals in the combiner are assumed to have QL = 25 and QC = 20.
Rload = 50 Ω.
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a short-circuit impedance to the combiner’s input. This short-circuit is transformed by the
lumped quarter-wave section to an open at the output of the combiner thus ensuring that
no power is dissipated by OFF sections. Furthermore, the ON unit-cells see an impedance
Rin(m) = Z
2
0/(mRload) which is the desired load modulation effect (Rin(m) ∝ 1/m).
2.2.3 Factors affecting choice of n and ρcomb
This section describes considerations for the design of a PA array utilizing the proposed
quarter-wave lumped combiner to achieve a desired output power and efficiency. Based on
the input impedance presented by the combiner, the PA unit-cell can be scaled and will
deliver a saturated output power Punit that is inversely proportional to Rin, Punit ∝ 1Rin .
Note that this is a consequence of circuit scaling and not of switch-mode operation. Hence,
the total output power is
Pout = n× ηcomb × Punit ∝ n× ηcomb × 1
Rin
(2.10)
⇒ Pout ∝ nηcombρcomb
Rload
(2.11)
Figs. 2.6 and 2.7 show the theoretical output power (from (2.11)) and combining efficiency
(from (2.7)), as a function of ρcomb and n, of a PA array that uses the proposed n-way
lumped quarter-wave combiner. A two-stage 45-nm SOI CMOS Q-band class-E-like PA
unit-cell with a two-stacked driver stage and a four-stacked main PA presented in [3]
(also used in the watt-class PA array prototype) is used for this study to determine the
constants of proportionality. It delivers a saturated Punit = 20.3 dBm to a 50 Ω load with
a PAE of 15.4%. The largest power device in the PA unit-cell has a width of 200 µm. The
spirals in the combiner are assumed to have QL = 25 and QC = 20. The figures indicate
that higher output powers and lower combiner efficiencies are associated with larger n and
ρcomb. Lower n values require higher ρcomb values for a given output power level. However,
from Fig. 2.8, it can be seen that the device size used in the unit-cells scales linearly with
ρcomb. Devices larger than 200 µm pose considerable layout challenges and typically suffer
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significant performance degradation at mmWave frequencies [3, 64]. This consideration sets
the practical upper limit on ρcomb. Fig. 2.9 shows that a higher Z0 is needed as n increases
for a given ρcomb. The achievable Z0 sets the practical upper limit on n for a given ρcomb,
and the higher effective Z0 achievable in the lumped quarter-wave combiner helps in this
regard. For comparison, a conventional transmission-line-based n-way Wilkinson combiner
would be limited to n = 4 and Pout = 25.2 dBm using 200 µm devices for the unit-cells since
on-chip low-loss transmission lines with Z0 > 100 Ω that satisfy electromigration constraints
are impossible to achieve. However, the proposed combiner allows Z0 as high as 200 Ω at
45 GHz which enables 16 elements to be combined yielding Pout = 30.2 dBm for the same
PA unit-cell device size (Pout = 27.8 dBm with n = 8, Z0 = 141.42 Ω as implemented in
the watt-class PA array prototype and Pout = 29.3 dBm with n = 12, Z0 = 173.2 Ω). The
efficiency would also be higher for the proposed combiner as a narrow Z0 = 100 Ω line would
have higher loss than the QL, QC values assumed here.
2.3 DAC Linearity and Efficiency Under Backoff
The relationship between Aout and m deviates from the linear function due to non-idealities
such as finite output conductance of the OFF PA unit-cells and deviation of the mmWave
switching PA unit-cell from ideal voltage-source-like behavior. Each of these non-idealities
are discussed in the following subsections along with guidelines on how to mitigate their
effect. The differential nonlinearity (DNL) and integral nonlinearity (INL) (using the end-
point fit definition) of the output amplitude of the PA array are used to determine the extent
of nonlinearity. An eight-way combiner designed to have Rin(8) = 25 Ω for Rload = 50 Ω
(L=353 pH, Cp=35.4 fF, Z0 = 100 Ω at 45 GHz) is chosen for this study.
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2.3.0.1 Deviation of Class-E-like PA Unit-cells from Voltage-Source-like Behav-
ior
In Section 2.1.2, it was stated that switching PAs typically exhibit an inverse linear rela-
tionship between output power and load impedance. However, the various non-idealities at
mmWave frequencies (such as lack of square-wave drives leading to soft-switching, impracti-
cality of harmonic shaping of voltages and currents due to low-Q filters) result in deviation
from ideal switching characteristics leading to departure from the aforementioned relation-
ship. The one-bit supply-switched Q-band 45nm SOI CMOS power DAC unit-cell (Fig. 2.22)
presented in [58] and used in the three-bit digital to mmWave PA array prototype is used to
study the interaction of stacked switching-class mmWave PAs and their load impedance. It
consists of a two-stacked class-E-like driver stage followed by a two-stacked class-E-like main
amplifier (design details are summarized in Section 2.4.2). Fig. 2.10a shows the simulated
output power variation of the unit-cell when it is presented with the (real) input impedance
of the ideal eight-way lumped quarter-wave combiner (Rin(m) =
200
m
Ω). The deviation from
the desired linear profile is due to the non-voltage-source-like behavior of the PA unit-cell.
This deviation translates to a nonlinear Aout vs. m profile. The effect of this on the INL
and DNL of the PA array is shown in Fig. 2.10b. From these curves, it is evident that the
non-ideal behavior of the unit-cells results in Aout always being higher than the desired ideal
value. It is also interesting to note that a source resistance of 15 Ω models the behavior of
the switching PA unit-cell almost exactly (Fig. 2.10a).
The presence of an equivalent source resistance implies that the output voltage swing
will increase slightly as the load impedance increases. This increase is smaller for unit-cells
designed to have a smaller equivalent source impedance. Nevertheless, the supply voltage of
the PA unit-cells (or their input power) must be limited to the value that keeps all devices
safe from breakdown for m = 1 case when the ON PA unit-cell is presented with the highest
impedance.
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Figure 2.10: (a) Output power variation of the PA unit-cell (simulated with PDK devices,
modeled as an ideal voltage source and modeled as a voltage source with a 15 Ω source
resistance) when presented with the input impedance of a lossless eight-way quarter-wave
lumped combiner at 45 GHz. The parameters of the combiner are chosen such that it presents
25 Ω impedance to each PA unit-cell when m = n = 8 (Rin(m) =
200
m
Ω). (b) The simulated
INL and DNL of a PA array with the real PA unit-cell, lossless combiner and short-circuit
OFF PA unit-cell impedance.
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Figure 2.11: Effect of finite OFF PA unit-cell output conductance (1/Roff ) on the INL and
DNL of a PA array with the eight-way quarter-wave combiner assuming ideal voltage-source
behavior of the PA unit-cell and lossless combiner at 45 GHz. The combiner parameters are
chosen such that Rin(8) = 25 Ω with Rload = 50 Ω.
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2.3.0.2 Finite Output Conductance of OFF PA Unit-cells
The load modulation property of the lumped quarter-wave combiner relies on the OFF
PA unit-cells presenting perfect short-circuits at their outputs. A non-zero OFF PA unit-
cell output resistance (Roff ) is transformed to a finite resistance in parallel with Rload and
dissipates a portion of the power output of the ON unit-cells. This causes a degradation in
the efficiency of the combiner which varies with m. Hence, from an efficiency stand-point,
Roff must be chosen to be as small as possible. Non-zero Roff also modifies the variation
of Rin(m). These factors cause the PA array to deviate from the linear Aout vs. m profile.
Assuming a perfectly lossless combiner and ideal voltage-source behavior of the PA unit-cells,
the output amplitude variation with m accounting only for the finite output conductance of










Figs. 2.11a and 2.11b show the resulting effect on the INL and DNL respectively, of the
PA array. Simulations are not depicted in Figs. 2.11a and 2.11b as they match the theory
exactly as no approximations were involved in deriving the equation above. It is seen that
for Roff < 3 Ω, the INL and DNL are below 0.25 LSB. It must be noted that a non-zero Roff
always results in negative INL values, i.e., Aout(m) is always smaller than the ideal value.
Moreover, the amount by which it is smaller increases as Roff increases.
The opposing effects of the non-idealities of the PA unit-cell and non-zero Roff can be
used to compensate for each other. In fact, as is described in the Appendix, choosing Roff to
be equal to the equivalent source resistance of the ON PA unit-cells (15 Ω in this case) should
perfectly linearize the PA simply by superposition, as this non-isolating combiner satisfies the
symmetry conditions of (B.5), (B.8), and (B.13). To accomplish this, Roff can be made
programmable (not pursued in this work) by programming the bias voltage applied at the
drain of transistor M5 in Fig. 2.22. This internal compensation of sub-block non-idealities
comes at the price of efficiency under backoff - the finite Roff is reduces the combiner’s
efficiency under back-off to compensate for the excess power that the PA unit-cells deliver.
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Figure 2.12: Composite effect of the PA unit-cell non-idealities on the (a) INL and (b) DNL
and (c) system drain efficiency of the PA array.
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To verify this, the effects of all the above non-idealities on the INL and DNL of the
PA array are simulated and the results are summarized in Figs. 2.12a and 2.12b. The
real post-layout EM-simulated combiner with Rin(8) = 25 Ω for Rload = 50 Ω (L=353 pH,
Cp=35.4 fF, Z0 = 100 Ω at 45 GHz) and used in the direct digital to mmWave power-DAC
prototype is utilized. Different Roff values are achieved by changing the bias voltage at
the drain of transistor M5 in Fig. 2.22. It is seen that the maximum deviation from the
ideal linear profile is due to the non-voltage-source-like behavior of the ON PA unit-cells.
Finite Roff = 3 Ω of the OFF unit-cells (achieved in the power-DAC prototype) partially
compensates for the non-ideal behavior of the ON PA unit-cells. Setting Roff = 15 Ω results
in the best linearity of the PA array with simulated DNL and INL being less than 0.025 LSB
and 0.03 LSB respectively demonstrating the internal compensation mechanism available.
Fig. 2.12c depicts the overall drain efficiency as a function of output power as m is
varied. When Roff = 0 Ω, the primary mechanism of efficiency degradation under backoff is
the effect of load modulation on the efficiency of the ON PA unit-cells. As Roff is increased,
the efficiency of the combiner under backoff degrades, degrading the overall drain efficiency.
Roff = 3 Ω (achieved in the power-DAC prototype) results in a DE−6dB/DEpeak = 69.8%,
very close to the measured performance described in Section 2.5, while Roff = 15 Ω (from
linearity optimization) results in DE−6dB/DEpeak = 58.4%. The latter is still better than
class-B-like backoff. Hence, while PA unit-cell non-idealities do introduce a linearity vs.
backoff efficiency trade-off in the proposed architecture, this trade-off is significantly relaxed
when compared with conventional PAs. Reducing the effective source impedance of the
switching PAs, through the use of more scaled CMOS technology nodes for instance, would
further relax this trade-off and reduce the efficiency-under-backoff penalty associated with
achieving linearity.
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Figure 2.14: Schematic of the three-bit digital to mmWave PA array prototype.
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2.4 Circuit Implementation Details
Two PA prototypes are fabricated in a 45nm SOI CMOS process to verify our claims about
the proposed combiner and linearizing power-DAC architecture. The first prototype, a 33-
46 GHz watt-class PA array (shown in Fig. 2.13), demonstrates the utility of the lumped
quarter-wave combiner as a highly efficient, large-scale power combiner. No digital controls
are implemented in this prototype. Eight stacked-FET PA unit-cells are combined using
the eight-way lumped quarter-wave combiner. The input power is delivered by means
of an eight-way input splitter whose details are discussed in Section 2.4.3. The second
prototype is a three-bit digital to mmWave PA array (shown in Fig. 2.14) based on the
architecture described in Section 2.1. Eight supply switched stacked-FET PA unit-cells are
power combined using the lumped quarter-wave combiner. Eight digital control lines (b1−b8)
determine the ON/OFF state of the unit-cells and thereby determine the PA array’s output
modulation. The lengths of these digital control lines are equalized to minimize skew in the
digital control word input to the PA array during modulation. The load-modulation effect
across digital control word (m) in the PA array prototype described earlier is depicted in
Fig. 2.15.
2.4.1 Combiner Design
Both prototypes use eight-way lumped quarter-wave combiners. However, the ρcomb val-
ues and hence the design parameters of the combiners differ. In the watt-class PA array
prototype, the combiner is designed to achieve Rin(8) = 50 Ω for Rload = 50 Ω (ρcomb=1,
L=500 pH, Cp=25 fF, Z0 = 141.42 Ω at 45 GHz). Each spiral’s outer dimensions are
86µm×86µm. Fig. 2.16 shows the schematic broadband model of the spiral. The ba-
sic lumped model of the spiral in [65] is augmented with an L − R ladder to model the
skin-effect, and an additional series inductance in the substrate path to model the finite
inductance of the return path through the substrate and surrounding ground plane. The
spiral is simulated in IE3D, an EM simulator, and was implemented as a test structure
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(a) m=1 (b) m=2
(c) m=3 (d) m=4
(e) m=5 (f) m=6
(g) m=7 (h) m=8
Figure 2.15: Load modulation effect across number of unit-cell PAs turned ON (m) in the
3-bit digital-to-mmWave PA array prototype. The OFF unit-cells are shown in gray and the
impedance seen by each ON PA is marked.
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Figure 2.16: Broadband model for the spiral inductor in the eight-way quarter-wave lumped
combiner used in the 45nm SOI CMOS watt-class PA array prototype.
for measurement. Figs. 2.17a-2.17d compare measurement, EM-simulation, and broadband
model based equivalent pi-model components across frequency. A good agreement is seen,
and QL = 25 and QC = 20 from EM simulations at 45 GHz. There is potential for asym-
metry between the input ports of the combiner in the watt-class PA array prototype due to
the coupling of magnetic fields between adjacent spirals. Fig. 2.19 shows the EM simulated
input reflection coefficient |Γin| of all eight input ports of the combiner when all eight ports
are identically excited. As expected, the outer 4 spirals which experience magnetic coupling
from only one adjacent spiral have identical profiles whereas the inner four spirals which
are coupled to two adjacent neighbors have a slightly different profile. The distance between
adjacent spirals was chosen to be greater than 45µm which significantly reduces the coupling
and the maximum difference in |Γin|. Two combiner test-structures (shown in Fig. 2.18)
are also fabricated in order to assess the combining efficiency and the extent of asymmetry.
The test-structures had all but one input port (a different one in the two test structures)
terminated with 50 Ω resistors on-chip. It is seen that the measurements of the two combiner
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Figure 2.17: Measurement, EM simulation, and broadband model simulation results of the
spiral test-structure showing the (a) spiral’s inductance, (b) its inductive quality factor, and
(c),(d) shunt capacitances of its equivalent pi-model (Cp1-Rp1-Ls-RLs-Cp2-Rp2).
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Figure 2.18: Chip photograph of the eight-way lumped quarter-wave combiner test-
structures.
Figure 2.19: EM simulated input reflection coefficient of all eight input ports of the combiner
when all ports are identically driven.
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Figure 2.20: Comparison of the measured combining efficiency to EM simulations of the pro-
posed eight-way lumped quarter-wave combiner as well as three-level cascade of 2:1 Wilkin-
sons and an optimum eight-way zero-degree combiner.
breakouts are almost identical (Fig. 2.20). The combiner efficiency is defined as the ratio of
the available output power to the available input power and is evaluated as 8|S21|2 where S21
is the measured forward transmission parameter of the test structure. A combiner efficiency
of 75% at 45 GHz (78% at 48 GHz) and excellent agreement with EM simulations are seen
in Fig. 2.20.
For comparison, eight-way combining via a three-level cascade of 2:1 Wilkinsons is sim-
ulated to achieve a combining efficiency of only 63%. The low efficiency of the Wilkinson
combiner is a combination of two factors - multiple cascading stages, and the quarter wave-
length restriction on the length of the transmission lines used. An optimum zero-degree
combiner (Fig. 2.2c) subject to layout and impedance transformation restrictions is also
shown to have a simulated efficiency of 78% at 45 GHz (Fig. 2.20). The combiner’s param-
eters are obtained by an exhaustive search of possible combinations of Z1, Z2, L1, L2 that
present an input impedance of 50 Ω when the combiner is loaded with a load resistance of
50 Ω, while maximizing efficiency for typical transmission line attenuation constants in the
45 nm SOI CMOS BEOL. It is clear that an eight-way zero-degree combiner achieves no
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better performance than our proposed lumped quarter-wave combiner. It is also significantly
harder to design since it requires multiple optimization iterations. Furthermore, while the
zero-degree combiner satisfies (B.5), namely the symmetry condition described in the Ap-
pendix required for linear Aout vs. m, it fails to satisfy (B.13) which is required for the
m ON PA unit cells to see identical load impedances. This makes the design of the PA
unit-cells challenging. However, the quarter-wave lumped combiner satisfies the high level
of symmetry dictated by (B.5), (B.8), and (B.13).
The combiner used in the three-bit digital to mmWave PA array prototype is designed
to have Rin(8) = 25 Ω for Rload = 50 Ω (ρcomb = 2, L=353 pH, Cp=35.4 fF, Z0 = 100 Ω at
45 GHz). This combiner has a peak efficiency of 65% and the spiral used has QL = 12 and
QC = 50 from EM simulations. The lower peak efficiency is due to the higher transformation
ratio and the lower QL of the spirals and is close to the theoretical prediction (Fig. 2.5). A
design procedure identical to the one previously described was used.
2.4.2 Stacked-FET PA Unit-cells
The PA unit-cell (Fig. 2.21) used in the watt-class PA array prototype is based on a two-
stage design, where the driver is a two-stacked Class-E-like PA while the output stage is
a four-stacked class-E-like PA. Both the stages are designed based on a loss-aware class-
E design methodology [66] applied to the context of device stacking as discussed in detail
in [10] and [3]. For long-term reliability, the maximum voltage swing across any two device
terminals is limited to a peak value of 2×Vdd = 2.4 V. The two-stacked and four-stacked PA
breakouts were presented in [10] and the cascaded two-stage breakout was presented in [3].
The breakout of the PA unit-cell was measured to have a peak small-signal gain of 24.9 dB,
saturated output power of 20.1 dBm at 47 GHz with peak drain efficiency and PAE of 15.6%
and 15.4% respectively.
The one-bit mmWave CMOS power DAC (Fig. 2.22) mentioned in Section 2.3.0.1 is
used as the unit-cell in the three-bit digital to mmWave PA array prototype. A broad
outline of its operation and performance is presented here, and the reader is directed to [58]
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Figure 2.21: Schematic of the two-stage 45 nm SOI CMOS stacked PA unit-cell used in the
watt-class PA array prototype.
for additional details. It consists of a two-stacked class-E-like driver stage followed by a
two-stacked class-E-like main amplifier. Modulation capability is incorporated into the PA
by means of digitally controlled switches (all controlled by a single bit bn) driven by sized
inverter chains. These switches ensure that an OFF PA consumes no DC power, preserves
its input match and presents a short-circuit impedance to the combiner.
Various design trade-offs exist with respect to modulation speed, supply switch design
and dynamic power dissipation, impact of digital path delays, and ground and supply bounce.
The modulation speed is essentially limited by the bias-path RC time constants associated
with nodes whose bias voltages are changed during turn ON/OFF. Smaller values of the
biasing resistors result in fast settling, but can affect mmWave static performance by dissi-
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Figure 2.22: Schematic of the one-bit DAC PA unit-cell used in the three-bit digital to
mmWave PA array prototype.
pating mmWave power. In the one-bit power DAC cell, the biasing resistors were designed
to ensure ∼200ps rise/fall times while not noticeably degrading static performance. The
supply-switch design also presents a trade-off - a larger supply-switch minimizes degradation
of static drain efficiency and PAE but introduces parasitic capacitance that must be charged
and discharged upon turn-ON/OFF, resulting in dynamic power dissipation and reduction
of average drain efficiency and PAE under modulation. In the designed unit-cell, the supply-
switch size was chosen to maximize average PAE while degrading static PAE by ∼3% in
simulation. The reader is directed to [58] for a detailed description of the various design
trade-offs.
A breakout of the one-bit power DAC cell was measured to have a peak gain of 20 dB in
small-signal and saturated output power of 18.2 dBm at 47 GHz and peak drain efficiency
and PAE of 16.3% and 15.3% respectively. OOK modulation using a 27 − 1 PRBS was ap-
plied along with a 47 GHz carrier input at the class-E drive level. Modulation rates beyond
1 Gbps could not be applied owing to the limitation of the PRBS generator. Fig. 2.23a
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Figure 2.23: (a) Measured average large-signal metrics at 47 GHz with 27-1 PRBS OOK
at different speeds. (b) Measured time-domain output, (c) rise time and (d) fall time with
1 Gbps 27-1 PRBS OOK input and 47 GHz carrier (Setup losses have not been de-embedded).
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summarizes the measured large-signal average performance metrics for different modulation
speeds. At 400 Mbps, an average output power of 15.7 dBm was measured, and an average
drain efficiency of ≈ 10% is maintained. In Fig. 2.23b, the time-domain waveform is shown
for a modulation rate of 1 Gbps. The rise and fall times shown in Figs. 2.23c and 2.23d
respectively, were measured to be ∼213 ps and ∼225 ps respectively with a measured ex-
tinction ratio of 32 dB. These indicate that the three-bit digital to mmWave PA array is
capable of supporting GSps modulation rates.
2.4.3 Power Splitter Design
The eight PA unit-cells in both prototypes receive their input power via an eight-way input
power splitter. A three-stage design is implemented where the two stages closest to the
PA unit-cell inputs are designed in a current-splitting fashion and the last stage performs
the necessary impedance transformation using 3λ/4 lines. The current-splitting technique,
similar to the zero-degree combiner, eschews the quarter-wave lines of a cascaded Wilkinson
splitter for shorter lines only limited by layout considerations. This results in a compact
structure which achieves a simulated efficiency of 37%. The input pad is slightly offset from
the center to ensure that the prototypes can be measured in a probed configuration. The
3λ/4 line on that side is meandered to ensure equal line lengths on both sides and negligible
amplitude/phase imbalance.
2.5 PA Prototype Measurement Results
The 3.2 mm×1.3 mm watt-class PA array prototype (Fig. 2.24) is probed in a chip-on-board
configuration. The simulated and measured small-signal S-parameters are shown in Fig. 2.26.
A peak S21 of 19 dB is measured in small-signal at 50 GHz. Considering the efficiency of
the combiner (75% or 1.25 dB loss), efficiency of the input splitter (37% or 4.3 dB loss) and
small-signal gain of the PA unit-cells (25 dB), the expected small-signal gain of the PA array
is 25−1.25−4.3 = 19.45 dB which is consistent with measurement (19 dB). Fig. 2.25 shows
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Figure 2.24: Chip microphotograph of the 33-46 GHz watt-class PA array prototype. Chip























Figure 2.25: Setup used for large-signal measurements of the watt-class PA array and the
three-bit digital to mmWave PA array prototypes.
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Figure 2.26: Simulated and measured small-signal S-parameters of the watt-class power-
combined PA array.
Figure 2.27: Measured results showing large-signal saturated output power, peak PAE and
drain efficiency at peak PAE across frequency.
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Figure 2.28: Measured results showing gain, PAE and drain efficiency across output power
levels for three frequencies.
Figure 2.29: Results of a preliminary probed stress test performed on the PA for 12 hours.
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the setup that is used for measurement. The measured efficiency and saturated output power
across frequency are shown in Fig. 2.27. The PA maintains 1 dB-flatness in saturated output
power (26-27 dBm) from 33-46 GHz while the measured PAE varies between 8.8% to 10.7% in
this range. It is interesting to note that the PA array achieves wider-bandwidth performance
than the PA unit-cells themselves (when they are loaded with a 50 Ω load impedance [3])
since the eight-way lumped quarter-wave combiner’s input impedance tracks the optimal
load impedance required by the PA unit-cells over nearly the entire Q-band. Measurement
below 33 GHz is limited by the experimental setup. The output power level of 27 dBm is
quite close to the expected power level (27.8 dBm) from eight-way combining of the unit-
cells using the proposed combiner with ρcomb = 1 as described in Section 2.2.3. The PAE at
43 GHz (10.4%) is close to the expected PAE (≈ 15% × 75% = 11.25%) based on the unit-
cell and combiner efficiencies. The measured large-signal performance at 37 GHz, 42.5 GHz
and 46 GHz are summarized in Fig. 2.28. Table 2.1 compares the measured performance
to state-of-the-art mmWave PAs. The implemented PA achieves the highest output power
(27.2 dBm) amongst reported CMOS mmWave PAs and a very high ITRS figure-of-merit.
The PA reported in [9] uses ideal off-chip DC feed inductors as well as ideal external 3 dB
differential combining. When this is factored in, our implemented PA achieves approximately
5 dB (3×) higher output power than any other CMOS mmWave PA. The implemented PA
array also achieves the highest fractional bandwidth (33%). When compared with the state-
of-the-art SiGe mmWave PA [67], we see that aggressive device stacking and power combining
has enabled comparable performance despite the higher supply voltage of 0.13 µm SiGe.
GaAs mmWave PAs [68] achieve higher output power but device stacking has narrowed the
gap. Furthermore, scaled SOI CMOS enables digital-/mixed-signal intensive SoCs exploiting
integration complexity for efficiency enhancement and linearization. A preliminary probed
RF stress test is performed where the watt-class PA array is operated at the Psat drive level
for approximately 12 hours at 44 GHz. The observed variations in output power, drain
efficiency and PAE are small (<0.5 dB, 1.4% and 1.4% respectively, Fig. 2.29). Drift in
the setup (Quinstar driver PA, power sensors etc.), minor probe movements and DUT self
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Figure 2.30: Chip photograph of the Q-band three-bit digital to mmWave PA array proto-
type.
heating due to imperfect conduction of heat away from the IC may be contributing factors.
The main purpose is to show the benefits of device stacking in distributing the voltage swing
among the stacked devices and the absence of immediate breakdown effects despite the high
supply voltages used.
The fabricated three-bit digital to mmWave PA array prototype is shown in Fig. 2.30
and has an active area of 3.2 mm×1.3 mm. Small-signal S-parameter measurements shown
in Fig. 2.31 indicate that input and output match are maintained across the digital control
settings. The measured large-signal Pout vs. Pin profile of the PA array measured at 42.5 GHz
can be seen in Fig. 2.32a across m. A Psat of 23.4 dBm is achieved when all PAs are ON.
The measured saturated output voltage (Fig. 2.32b) displays the expected linear profile with
m demonstrating its utility as a three-bit mmWave power DAC. The DNL and INL of the
prototype are shown in Fig. 2.34. The DNL never exceeds 0.5 LSB and the INL is always
within 1 LSB. The INL and DNL values and shape as a function of m match the expected
profile from Figs. 2.12a and 2.12b for Roff = 3 Ω fairly closely. The simulated phase-shift
as a function of digital control word is shown in Fig. 2.32b. The AM-PM nonlinearity is
very small (maximum phase difference of 0.355◦ between the outputs at m = 1 and m = 8).
Fig. 2.33 shows drain efficiency and PAE as a function of output power at 42.5 GHz across
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Figure 2.31: Measured small-signal S-parameters vs. digital control setting of the three-bit
digital to mmWave PA array prototype.
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Figure 2.32: (a) Measured output power versus input power and (b) measured saturated
output voltage and simulated phase shift for different digital control settings (i.e., different
number of PAs on) at 42.5 GHz for the three-bit digital to mmWave PA array prototype.
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(a) (b)
Figure 2.33: (a) Drain Efficiency vs. Pout and (b) PAE vs. Pout for different digital control
settings (i.e., different ms) at 42.5 GHz for the three-bit digital to mmWave PA array
prototype. *Curves are slightly offset for clarity.
Figure 2.34: Measured DNL and INL of the three-bit digital to mmWave PA array prototype
at 42.5 GHz.
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digital control settings. Our measurements show a 2.25× improvement in drain efficiency
and a 1.75× improvement in PAE at 6 dB back-off over the baseline case where all PAs
are always kept ON. DE−6dB/DEpeak = 70.7% (close to the expected value for Roff = 3 Ω
as discussed in Section 2.3) and PAE−6dB/PAEpeak = 67.7%. The peak PAE (6.7%) and
output power (23.4 dBm) are lower than simulated (14% and 24.5 dBm) due to lower PAE in
the unit cell in measurement vis-a-vis simulation and frequency mismatch between the PAs
and the combiner. The PAE and gain under back-off (lower values of m) are also expected
to be higher in an SoC transmitter implementation, either through elimination of the input
50 Ω terminations presented by OFF PAs (which degrade PAE and gain under back-off)
through co-design with the preceding driver stage or through the addition of another driver
stage within each supply-switched unit-cell. Table 2.1 compares this work with state-of-the-
art CMOS mmWave PAs, some of which employ efficiency enhancing architectures. This PA
achieves one of the lowest degradation in PAE under 6 dB back-off while having the highest
saturated output power among PAs using such architectures. While not reflected in this
table, the AM-AM and AM-PM linearity of this PA are also noteworthy.
The measured nonlinearity across digital control word setting and the measured rise/fall
times of the unit-cell PAs are incorporated in a study to determine the feasibility of sup-
porting 802.11 ad OFDM waveforms with this prototype. It must be noted that although
the 802.11 ad is a 60 GHz band, this assumes that the EIRP requirements in the 45 GHz
band for SATCOM applications are similar to those in the 60 GHz band. An ideal phase
modulator is also assumed in this study. The simulated power spectral density across phase
modulator resolution is shown in Fig. 2.35. The sampling frequency used is 5.28 GHz. It
is observed that in order to satisfy the spectral mask, a phase modulator resolution greater
than 4 bits is sufficient. This is easily achievable in scaled CMOS technology nodes and
demonstrates the utility of the 3-bit direct digital-to-mmWave DAC in supporting multi-
Gbps modulation standards. The spectral images in the PSD which are spaced at regular
intervals of the sampling frequency from the carrier can also violate the spectral mask if they
are not sufficiently filtered by the output network of the PA. However, techniques such as
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Table 2.1: Comparison with State-of-the-Art mmWave PAs with Psat > 20 dBm or employing
efficiency enhancing architectures
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Figure 2.35: Simulated power spectral density of the 3-bit digital to mmWave PA array with
an ideal phase modulator supporting 802.11 ad OFDM waveforms.
on-chip FIR filtering using an early/late PA combination as in [69] can be used to suppress
these images and effectively solve this issue.
2.6 Conclusion
A state-of-the-art ultra-wideband watt-level CMOS PA at mmWave frequencies has been
demonstrated. The PA uses a low-loss eight-way lumped quarter-wave combiner and class-
E-like stacked PA unit-cells to achieve watt-class output power over nearly the entire Q-band.
This is a step towards enabling large-scale deployment of low-cost, long-distance CMOS Q-
band communication links. A novel architecture employing large-scale power combining,
dynamic load modulation, and supply-switching has also been demonstrated and results
in a high-power highly linear three-bit digital to mmWave PA array prototype with high
efficiency under back-off.
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Chapter 3
A Class E/Fodd PA based Digital
Transmitter with Mixed-Domain FIR
Filtering of OOB Noise Floor
3.1 Introduction
In this chapter, a digital RF transmitter is presented which simultaneously achieves high-
efficiency, watt-level output power and low OOB noise level. These are accomplished by (1)
power combining (2) device stacking with thick oxide devices in a switching-class PA and (3)
embedded mixed-domain filtering using a transformer-based FIR architecture to overcome
the strong DCW-to-amplitude/phase nonlinearity of switching-class PAs. Three parameters
of two-dimensional (2D) digital predistortion (DPD) are also studied, namely - rotation of the
static nonlinearity, size of pre-distortion lookup-tables (LUTs) and interpolation employed on
the LUTs, in Section 3.4.2 using measured results from the implemented watt-level 2.4 GHz 9-
bit Class E/Fodd cartesian RF-power-DAC transmitter. Various trade-offs related to output
power, efficiency and effective number of bits (ENOB) in the design of cartesian RF-power-
DACs are described in Section 3.4.1. ENOB is examined in the context of out-of-band
(OOB) quantization noise levels, which are typically higher in digital transmitters due to
CHAPTER 3. A CLASS E/FODD PA BASED DIGITAL TRANSMITTER WITH
MIXED-DOMAIN FIR FILTERING OF OOB NOISE FLOOR 60
the absence of analog filtering. Section 3.5 concludes the chapter.
3.2 Transformer-based Mixed-domain FIR Filtering in
Watt-class Switching RF-Power-DAC Transmitters
Effective quantization noise filtering by embedding FIR filters in switching-class PAs is chal-
lenging due to the strong DCW to amplitude and phase nonlinearity which adversely affects
the filtering. FIR-based quantization noise filtering techniques have been proposed to create
notches in the OOB noise spectrum [42, 70, 71]. In [70], multiple 1 bit RFDACs driven by
∆Σ signals are power combined using an off-chip transmission-line based power combiner.
While ∆Σ algorithms can drastically improve the effective resolution of the RFDAC in-band,
they typically worsen the out-of-band performance severely. The goal of [70] was to reduce
the excessive out-of-band noise produced by the ∆Σ signal generation through FIR filtering.
Authors in [42, 71] use an FIR filtering technique wherein the device bank of a low-power
RFDAC modulator is divided into multiple identical taps. The digital data is fed to the
taps via independently programmable delays and the RF signal is combined in the current
domain at the output of the device bank. However, since the RFDAC itself is designed to
be highly linear, the current-combined output produced an undistorted notch as per the
transfer function of the FIR filter. However, the use of linear stages led to a low system
efficiency.
3.2.1 Switch Conductance-based Mixed-Domain FIR Filtering: Is-
sues
Fig. 3.1 shows the block-diagram of the approach followed in [42, 71] when applied to
switching-class RF-power-DACs. Two switching-class PAs, each having I and Q switch-
banks are shown. The I/Q switch banks are each divided into two identical taps with the
DCWs fed to them via independently programmable delays. The signals from the taps are
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Figure 3.1: Configuration for FIR filtering through addition of device conductances.
summed in the current-domain. The signals from ‘PA1’ and ‘PA2’ are summed at their
outputs using a linear summer such as a 2-way transformer combiner. In this configuration
both unit PAs namely ‘PA 1’ and ‘PA 2’ are driven identically since there is no delay between
the DCWs reaching the input of the two. The filtering happens in the conductances of the
switch devices in each unit PA. The ‘filtered conductance’ undergoes a strongly nonlinear
transfer function to output amplitude/phase which adversely affects the notch created in
the filtering step. The transformer combiner acts as a conventional power combiner in this
configuration. However, unlike [42, 71] which use linear amplification stages, here the FIR
filtering is followed by a strong nonlinearity due to a switching PA implementation for high
efficiency, adversely affecting the filtering.
3.2.2 Transformer-based Mixed-Domain FIR Filtering
The proposed transformer based FIR filtering configuration is shown in Fig. 3.2 to address
this issue. Here, the baseband data of PA 1 is delayed with respect to that of PA 2 and
summation is performed across the transformer. The key insight is that the transformer par-
ticipates in the FIR filtering by providing the necessary addition of delayed signals and hence,
filtering is functionally completed after the conductance-to-amplitude/phase nonlinearity. As
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Figure 3.2: The proposed transformer-based FIR filtering with addition across the trans-
former.
the transformer is nominally a linear summer, the filtering quality is not impacted by the
nonlinearity. The addition across the transformer is a weak nonlinearity dependent on the
instantaneous difference in the DCWs that arrive at PA 1 and PA 2. Memory-based digital
pre-distortion (DPD) techniques can further improve the quality of filtering by compensating
for nonlinear addition.
3.3 Architecture
Fig. 3.3 shows the block diagram of the proposed architecture which employs a two-tap
transformer-based mixed-domain FIR structure. Two differential switching-class PAs are
transformer combined and drive a differential 50Ω load (Fig. 3.5). The RF output is mod-
ulated by modulating the switch device ON conductance. The switch device of each unit
PA is divided into two identical stacked FET array sections (see Fig. 3.3). Each array
contains I and Q devices which are further sliced in an eight bit segmented fashion - four
thermometer-weighted MSBs and four binary-weighted LSBs. Every slice has its own logic
circuit and drivers to enable/disable them based on the DCW. The I and Q sections are
driven by quadrature 25% duty-cycle LO signals which are generated on-chip from twice the
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Figure 3.3: Architecture and chip microphotograph of the 9-bit 2.4 GHz cartesian RF-power-
DAC transmitter implemented in 65 nm CMOS.
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Figure 3.4: Design flow showing the transformation of a Class E/Fodd switching power
amplifier into a cartesian RFDAC suitable for transformer power combining.
LO frequency input. Negative I and Q words are obtained by exchanging the LO signals
that go to each side of the differential circuit by means of an LO multiplexer, thus achieving
a total resolution of nine bits in both I and Q. Each stacked FET array and LO multiplexer
receives I/Q data from a programmable delay generator which re-times and delays the base-
band DCWs by multiples of the sampling clock period. The programmable delay generators
are designed to generate one to four sampling clock period delays based on a digital setting
controlled by the scan-chain. On-chip LVDS receivers convert the received nine bit I and
Q LVDS baseband data and the sampling clock to single-ended signals. This binary data
is decoded by a nine-bit binary to twenty-bit segmented decoder before being routed to the
programmable delay generators.
3.4 Circuit Implementation
PA 1 and PA 2 are differential Class E/Fodd PAs [72], each delivering 500 mW to a 25Ω
differential load. Fig. 3.4 shows how a class E/Fodd switching power amplifier designed
to deliver an output power of Pout may be transformed into a cartesian RF-power-DAC.
The passive network consisting of the two choke inductors Lc and the load inductor Lload
form a ∆ network which may readily be transformed to its Y equivalent as shown. The Y
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Figure 3.5: Circuit diagram of the transformer combined Class E/Fodd digital PAs.
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network may be implemented using a transformer and laid out in a more compact manner
than if Lload was implemented as a transformer in the original Delta network. Zero Voltage
Switching (ZVS) constraints fix the transformer winding inductance 4× LB to 700 pH and
the DC feed inductance LA to 200 pH. The switch devices are split into two switch arrays
for I and Q. Each array is further segmented into the desired resolution as described in
Section 3.3. The circuit diagram of the implemented prototype is shown in Fig. 3.5. To
support the large voltage swing, a two-stacked device configuration is used. The bottom
device is a thin-oxide NMOS and the cascoded device is a thick-oxide NMOS. The cascode
gate bias and device sizes ensure that the instantaneous junction potentials do not exceed
twice the nominal supply voltage of that device. The width of the bottom device is 7.04 mm
and the cascode device width is 21.2 mm (including differential devices of PA 1 and PA
2). The devices are driven by a cascade of three sized inverter stages followed by a NAND
gate incorporating the enable logic. The 1:1 transformer is simulated in EMX [73] and has
power combining efficiency of 62%. The output matching network is comprised of a C-L-C pi
network formed by bondwire inductors and on/off-chip capacitors and QFN package traces.
This network does not perform any impedance transformation and only ensures that the
50 Ω differential load is seen as 50 Ω at the output of the transformer combiner. It also
provides the necessary filtering for harmonic shaping in the Class E/Fodd PA. A corporate
structure distributes the LO signal with minimum delay skewing.
3.4.1 Cartesian RF-Power-DAC Design Trade-offs
While 2D-DPD (more details about this in Section 3.4.2) can compensate for the nonlin-
earity of cartesian RF-power-DACs, one can expect that the resulting predistorted RFDAC
would be more linear albeit with a reduced effective number of bits (ENOB). The design
of class E/Fodd-based cartesian RF-power-DACs faces several trade-offs. Given a frequency
of operation, implemented resolution, supply voltage and load impedance to be driven, the
designer must choose the total device size of the RF-power-DAC to strike a good balance
between output power, efficiency and ENOB after DPD.
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Figure 3.6: Schematic used for the simulation studies of the class E/Fodd based cartesian
RF-power-DAC transmitter.
It is sufficient to study a single class E/Fodd PA with the appropriate equivalent loading
(25 Ω load resistance) for the sake of determining design trade-offs and studying the pre-
distortion of the entire transmitter. A single class E/Fodd 9-bit cartesian RF-power-DAC
loaded with a 25 Ω resistor operating at 2.4 GHz with a supply voltage of 2.6 V as shown in
Fig. 3.6 is used in simulation studies conducted here. Spectre RF simulations are run in the
same 65 nm CMOS technology used for the PA in this work. Two different inductor Q cases
are considered - 7, corresponding to the implementation in [32], and 20, for technologies that
offer a thick upper metal layer.
The total sizes of the bottom and cascode devices are scaled together (Fig. 3.6). The
passive network is scaled to maintain a constant operating frequency of 2.4 GHz. As larger
devices are used, for a given implemented resolution, the PA becomes more nonlinear and
saturates for lower DCWs. This effect is seen in Fig. 3.7 - the simulated nonlinearity twists
and expands as the device size increases.
The effect of changing the carrier frequency on the nonlinearity constellation is illustrated
CHAPTER 3. A CLASS E/FODD PA BASED DIGITAL TRANSMITTER WITH
MIXED-DOMAIN FIR FILTERING OF OOB NOISE FLOOR 68
(a) (b)
(c) (d)
Figure 3.7: Effect of device size on the nonlinearity constellation of the cartesian RF power
DAC for Q=7 and bottom device sizes of (a) 0.93 mm, (b) 1.55 mm, (c) 3.1 mm and (d)
6.2 mm (scaling factors of 0.6, 1, 2 and 4 respectively). Only 30×30 simulated points are
shown here for clarity.
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(a) 2 GHz (b) 2.4 GHz (c) 2.8 GHz
Figure 3.8: Nonlinearity constellation of the RF-power-DAC at 3 operating frequencies with
a bottom-device size of 1.55 mm (scaling factor of 1) and a passive network designed for
2.4 GHz.
in Fig. 3.8 where the PA with a bottom device size of 1.55 mm and a fixed passive network
designed for 2.4 GHz is simulated at 3 different carrier frequencies. The nonlinearity profile
changes significantly indicating that the LUTs for DPD must be updated as the operating
frequency is changed.
Output power and efficiency analysis and optimization for switching PAs has been exten-
sively studied in literature [74]. Here, we analyze optimal device sizing for the Class E/Fodd
RF-power-DAC to establish trade-offs between peak output power, efficiency, linearity and
ENOB after DPD. Average output power under modulation may be determined from the
peak output power using the PAPR of the signal. Average efficiency may be determined
knowing the PDF of the signal and that sliced switching-class power-DACs typically exhibit
Class-B-like efficiency under backoff profiles. There are two sources of losses in such an RF-
power-DAC - passive and device losses. At the peak power level, the device losses comprise
of loss due to the series resistance of the switch and from charging and discharging of inter-
mediary node capacitance in the cascode configuration. As seen in Fig. 3.9 and Fig. 3.10,
as device size increases, peak output power and peak drain efficiency initially increase due
to decreasing switch resistance losses. However, a larger device has a proportionately larger
CHAPTER 3. A CLASS E/FODD PA BASED DIGITAL TRANSMITTER WITH
MIXED-DOMAIN FIR FILTERING OF OOB NOISE FLOOR 70
Figure 3.9: Peak output power before and after 2D-DPD of the RF-power-DAC.
Figure 3.10: Peak drain efficiency as a function of device size of the RF-power-DAC.
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Figure 3.11: PSD of the RF-power-DAC output for different device sizes after DPD when
modulated with an RRC-filtered 20 MHz 64-QAM signal sampled at 200 MHz.
Figure 3.12: Resultant ENOB of the RF-power-DAC output as a function of device size after
DPD when modulated with an RRC-filtered 20 MHz 64-QAM signal sampled at 200 MHz.
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output capacitance which requires the inductances Lc and Lload to scale down, resulting in
increased passive losses. The loss due to charging and discharging of the intermediary node
also increases with device size. These start to dominate the losses and hence, for Q=7, the
efficiency decreases beyond a bottom total device size of 1.55 mm, with a corresponding
cascode device size of 8.72 mm. The optimal efficiency point is slightly shifted to higher
device sizes for Q=20. The increasing nonlinearity also prevents outer constellation points
from being used, resulting in an increasing difference between the curves of peak output
power before and after 2D-DPD. Beyond a bottom device size of ∼3.5 mm (and top device
size of ∼20.35 mm), there is negligible benefit gained in peak output power after 2D-DPD
although the peak output power before 2D-DPD increases.
As device size is increased, the increasing nonlinearity leads to a reduced ENOB after
DPD manifested in a higher quantization noise floor. OOB noise floor is a critical metric for
digital transmitters from a co-existence standpoint to avoid desensitization of other receivers
within the same platform. The formula used to calculate ENOB is :
ENOB =














where SQNR is the signal-to-quantization-noise-floor ratio evaluated at the desired offset
frequency (foffset) of interest. The last term in (3.1) undoes the effect of the zero-order-hold
at foffset. In this study, the simulated nonlinearity is imported into MATLAB and used for
DPD with a 20 MHz single-carrier 64-QAM waveform with RRC filtering (roll-off factor of
0.22) and fsamp=200 MHz. The PSD of the output is computed and the quantization noise
floor at an offset of 100 MHz from the carrier frequency is used for ENOB calculations. The
effects of device mismatch and phase noise are not considered in these simulations since they
are not the dominant at this resolution. The PSDs for a few device-size scalings are shown
in Fig. 3.11 and the resultant ENOB is plotted in Fig. 3.12. Clearly, smaller device sizes
result in a higher ENOB at the expense of output power and efficiency.
In this work, the device-size scaling corresponding to a 0.93 mm bottom device is used
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Figure 3.13: Chip photograph of the transmitter.
as a compromise.
3.4.2 Measurement Results
The proposed transmitter is fabricated in 65 nm CMOS. The chip occupies 1.94 mm×0.8 mm
excluding LVDS receivers and pads (Fig. 3.13) and is packaged in a 64 pin QFN. The
measurement setup in which this prototype is tested is shown in Fig. 3.14. The LVDS
baseband I/Q signals and the sampling clock are provided by a Xilinx ML605 Virtex 6
FPGA evaluation board with an FMC XM101 LVDS QSE daughter card. A Krytar 180
degree hybrid is used to generate 0 and 180 degree versions of the twice LO frequency input
signal from the signal generator. The bias to the inputs of the 25% duty-cycle generator are
supplied via bias-tees. The RF output is measured using a vector signal analyser.
Fig. 3.15 shows the peak output power and efficiency of the transmitter across frequency.
The input I/Q DCWs were kept at their peak positive values (255) while the LO frequency
was swept. Peak output power of 29.1 dBm at 42% system efficiency is measured at 2.25 GHz.
Fig. 3.16 shows the output power and efficiency versus backoff (I=Q) with optimized bias
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Figure 3.14: Block diagram of the measurement setup used for the digital transmitter.
Figure 3.15: Peak output power and efficiency across frequency of the transmitter. Main Vdd
= 2.6V, Driver Vdd = 1.2V
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(a) (b)
Figure 3.16: (a) Output power vs. DCW for I=Q and (b) resultant system efficiency under
back-off at 2.4 GHz. Main PA Vdd = 2.8V, Driver PA Vdd = 1.3V.
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Figure 3.17: The measured 2D nonlinearity of the cartesian RF-power-DAC transmitter
shown as a scatter plot of the I/Q output. Only 255×255 points out of a total of 511×511
points are shown.
at 2.4 GHz. A peak output power of 29.9 dBm with 38% system efficiency is measured for
the highest DCW at 2.4 GHz. The back-off efficiency (Fig. 3.16b) follows that of a class-B
PA.
3.4.3 2D Static Nonlinearity Measurement
First, the static nonlinearity is measured. All 511×511 combinations of the 9-bit I and Q
DCWs are generated in MATLAB. A Xilinx ML-605 Virtex-6 FPGA kit is used to generate
the baseband LVDS signals as inputs to the RF-power-DAC transmitter. Each DCW Iin/Qin
is held for a sufficiently long time to eliminate transient effects. The RF output of the trans-
mitter is downconverted using a vector signal analyzer to yield Iout/Qout. These waveforms
are imported into MATLAB and sampled appropriately to construct the 2D constellation
shown in Fig. 3.17. It is seen that the RF-power-DAC transmitter exhibits AM-AM, AM-
PM, PM-AM and PM-PM nonlinearity. This is primarily because the I and Q signals are
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Figure 3.18: The measured nonlinearity surfaces Iout = f(Iin, Qin) and Qout = g(Iin, Qin) of
the cartesian RF-power-DAC transmitter.
combined in the current-domain in a non-isolating manner and each path experiences load
modulation effects from the other. The time-varying parasitic capacitance of the devices
also contribute to this distortion [30]. Fig. 3.18 shows the normalized nonlinearity func-
tions: Iout = f(Iin, Qin) and Qout = g(Iin, Qin). In a complete SoC implementation, circuitry
to measure the static nonlinearity would be implemented on-chip [24].
The 2D-DPD algorithm consists of the following three major steps:
3.4.3.1 Rotation of the nonlinearity constellation
A constant arbitrary phase may be imparted to the acquired 2D nonlinearity. This affects
the nature of the nonlinear functions Iout = f(Iin, Qin) and Qout = g(Iin, Qin) individually,
but does not distort the nonlinearity. The amount of rotation decides the range of (Iout, Qout)
that represents a signal. Fig. 3.19 shows how the range of usable (Iout, Qout) points varies
with this angle. The usable points are contained in the largest square that fits in the 2D
nonlinearity. The point corresponding to DCW (+255,+255) which is also the point of peak
output power is used as the reference for this rotation. It is seen that as the angle of this point
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(c) (d)
Figure 3.19: Effect of rotation of the 2D nonlinearity of the RF-power-DAC transmitter on
the range of usable Iout and Qout values.
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Figure 3.20: Measured amount by which the peak usable Iout and Qout point is backed off
from the peak output power point before 2D-DPD as a function of the angle of the peak
power point.
is varied from 0◦ (Fig. 3.19a) to 67.5◦ (Fig. 3.19d), the usable region of the constellation
expands, reaches a peak at 45◦ and then contracts. In effect, rotation sets back-off level (Fig.
3.20). While maximum output power is expected with the choice of 45◦, lower EVMs are
obtainable at other angles for the same NLUT and interpolation technique. The region inside
the square only represents the set of possible values that a modulated signal may traverse,
and not an actual constellation. Since most modulation formats occupy a circular region
in the IQ plane, a more complex 2D-DPD in a transformed plane with a circle instead of a
square region would remove this dependence. This has not been explored here.
3.4.3.2 Generating the pre-distortion LUTs
Having fixed the angle of rotation, the permissible values for Iout and Qout are divided into
a set of uniformly spaced NLUT points. For each (Iout, Qout) pair in the NLUT × NLUT
such pairs, a 2D search of the nonlinearity to find the (I ′in, Q
′
in) that minimizes the error








in)) is performed. Hence, two pre-distortion
LUTs containing NLUT ×NLUT values of I ′in and Q′in are generated. Fig. 3.21 shows a scatter
plot of the pre-distortion constellation for 32×32 points. As will be seen later, the size of
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Figure 3.21: The 2D I/Q pre-distortion LUTs shown as a constellation. The peak power
point of the RF-power-DAC transmitter is set to 45◦ and the number of LUT elements is
32×32 (NLUT ×NLUT ).
the pre-distortion LUTs represents a trade-off between design complexity and achievable
performance.
3.4.3.3 Interpolation within the pre-distortion LUTs
The two NLUT ×NLUT pre-distortion LUTs are used to interpolate and determine the pre-
distorted I and Q inputs - IDPD and QDPD - for all other (Iin, Qin) inputs. The type of
interpolation is also studied to determine its effect on EVM.
In order to determine the quality of static DPD, EVM of a near-static 25kSps 64-QAM
constellation is used. In [31] static DPD is shown to sufficiently predistort signals of band-
widths upto 40 MHz. In [24], static DPD is used for signals of bandwidths upto 160 MHz. For
very high bandwidth signals, the RF-power-DAC may show memory-effects due to factors
such as finite response time of the supply network including decoupling capacitors, wirebond
inductances etc. and response time of the Class E/Fodd passive network. For such appli-
cations, the LUT must be modified to include memory-effects which will increase its size
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Figure 3.22: Measured EVM of the RF-power-DAC transmitter for a 64-QAM constellation
without DPD as a function of backoff from the peak output power,
and the dimensionality of DPD [30]. Baseband signals Iin/Qin are generated in MATLAB,
and interpolated in 2D using the LUTs to find the pre-distorted IDPD/QDPD . These pre-
distorted inputs are stored in the ROM of a Xilinx Virtex 6 FPGA which drives the inputs
of the transmitter with IDPD/QDPD LVDS signals. The EVM is calculated as
EVM =
∑Nsymb
n=1 |(Iout[n] + jQout[n])− (Iin[n] + jQin[n])|2∑Nsymb
n=1 |Iin[n] + jQin[n]|2
, (3.2)
where Nsymb is the total number of measured symbols.
Fig. 3.22 shows how the EVM varies with amount of backoff from the peak output power
of the RF-power-DAC without DPD. The RF-power-DAC is backed off by scaling the input
I and Q DCWs. It is seen that EVM degrades rapidly as the amount of backoff is reduced
and reaches a maximum of -12 dB at 0 dB backoff. Typical wireless standards require an
EVM better than -25 dB from the transmitter which is only attained at ≈ 6 dB backoff from
the peak output power. Therefore, to achieve requisite EVM levels with minimal backoff,
DPD is necessary.
Fig. 3.23 shows the effect of rotation of the static nonlinearity constellation during
DPD. Cubic interpolation on pre-distortion LUTs of size 32×32 is performed for these mea-
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Figure 3.23: Measured EVM of the RF-power-DAC transmitter for a 64-QAM constellation
with DPD (NLUT =32 and interpolation method is cubic) as a function of the angle of the
peak power point
surements. As mentioned earlier, rotation determines the largest constellation that the
RF-power-DAC can be pre-distorted for. The EVM also varies with rotation due to the
changing nonlinearity functions Iout = f(Iin, Qin) and Qout = g(Iin, Qin). The EVM reaches
a minimum of -36 dB at 22.5◦. At this point, the RF-power-DAC is backed off by 1.3 dB
from its peak. At 45◦ (the point of minimum backoff), the EVM is acceptable at -33 dB.
When compared with Fig. 3.22, it is seen that static 2D-DPD leads to an EVM improvement
of 15-20 dB for similar backoff levels.
The LUTs must be periodically updated since the static nonlinearity of the RF-power-
DAC may vary with operating conditions. As NLUT increases, the time taken to populate
the LUT and the DPD complexity increase. With regard to interpolation type, bilinear
interpolation is significantly computationally easier than cubic interpolation. Fig. 3.24
shows the effect of the pre-distortion LUT size and the type of interpolation on EVM.
There is no significant difference in EVM between bilinear and cubic interpolation techniques
for large NLUT values. Furthermore, as NLUT increases, the EVM improves upto a point.
Improvement beyond this level is likely limited by device mismatch. For this RF-power-
DAC, LUT sizes beyond 16×16 have negligible impact on EVM, and 8×8 yields acceptable
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Figure 3.24: Measured EVM of the RF-power-DAC transmitter for a 64-QAM constellation
with DPD as a function of NLUT and different interpolation methods (peak power point is
fixed at 45◦).
EVM.
Two-dimensional 64×64 DPD LUTs are constructed which are used to generate predis-
torted 64-QAM baseband data with a bandwidth of 20 MHz, 6 dB PAPR and at 200 MSps
(limited by signal generation setup). Fig. 3.25 shows the PSD of the output of the trans-
mitter at 2.4 GHz. The measured EVM of the signal is -21 dB at an average output power
of 21.1 dBm. The average system efficiency is 17%.
Fig. 3.26 shows the effect of mixed-domain FIR filtering on the PSD of a predistorted
1 MHz 64-QAM signal sampled at 200 MHz. The noise-floor at 100 MHz offset from the
2.4 GHz carrier is -131 dBc/Hz with DPD and no filtering employed. The average output
power is 21.1 dBm at a system efficiency of 17%. The implementation of FIR filtering
features has virtually no impact on average efficiency. Fig. 3.26 also shows the PSD of the
transmitter configured as a first-order filter with the transformer-based mixed-domain FIR
filtering option. The noise floor at 100 MHz offset from the carrier is seen to be -141 dBc/Hz
- a 10 dB improvement over the case where no filtering is employed. The transmitter’s
output PSD when it is configured as a third-order two-tap FIR filter is shown with notches
at 33 MHz, 100 MHz and 167 MHz offsets from the 2.4 GHz carrier.
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Figure 3.25: Power spectral density of a predistorted 20 MHz 200 MSps 64-QAM signal.
Figure 3.26: PSD of the output of the transmitter normalized to total signal power showing
the effect of 2D I/Q DPD and third-order two-tap transformer-based FIR filtering.
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Table 3.1: Comparison of State-of-the-art Fully Integrated Digital RF Transmitters
Reference [26] [24] This Work
Technology 65nm CMOS 40nm CMOS 65nm CMOS
Frequency 2.2 GHz 2.44 GHz 2.4 GHz
Resolution 8 amplitude, 9
phase bits
13 I/Q bits 9 I/Q bits
Sampling rate 1 GSps 800 MSps 200 MSps
Peak power 23.3 dBm 24.7 dBm 29.9 dBm
Peak efficiency 43% 37% 38.3%
Avg. power 16.8 dBm 18.8 dBm 21.1 dBm
Avg. efficiency 19.3% 17% 17%2
Modulation format 802.11g 64 QAM 802.11g 64 QAM 64 QAM
PAPR 6.5 dB 5.9 dB 7.5 dB
Bandwidth 20 MHz 20 MHz 20 MHz
Noise floor at
100 MHz offset
-135.8 dBc/Hz -133.7 dBc/Hz -134 dBc/Hz1
ENOB 7.32 7.13 8.18
1) With two-tap third-order transformer-based filtering. 2) Includes power consumption
of all blocks except LVDS receivers.
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Table 3.1 summarizes the important metrics of fully integrated RF transmitters including
on-chip (phase/amplitude or I/Q) modulation circuits. The effective number of bits (ENOB)
is calculated using,






where the signal-to-quantization-noise ratio (SQNR) is the ratio of signal power to noise
floor at 100 MHz offset from the carrier [42]. The prototype has the highest peak output
power and ENOB for the same modulation bandwidth.
3.5 Conclusion
A fully integrated watt-level high-efficiency digital RF transmitter with embedded quanti-
zation noise filtering has been demonstrated. While increasing the sampling rate reduces
OOB quantization noise levels, digital transmitters still fall short of the requirements for
co-existence and frequency-division-duplex (FDD) applications. An effective technique to
overcome the output side nonlinearity limitation for FIR filtering in switching class PAs has
also been shown. The implemented prototype is a step towards making RF power DACs a
viable option for FDD/co-existence. Also, a study of 2D-DPD of cartesian RF-power-DACs
is described, along with design trade-offs related to output power, efficiency and ENOB.
ENOB is particularly examined in the context of OOB quantization noise.
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Chapter 4
A Switched-Capacitor PA based
Digital Transmitter with Wideband
Mixed-Domain Multi-Tap FIR
Filtering of OOB Noise Floor
4.1 Introduction
This chapter builds upon and drastically improves the performance of the digital transmitter
presented in the previous chapter. Section 4.2 describes the concept of mixed-domain FIR
filtering and its benefit over purely digital-domain filtering techniques. In section 4.3, a
particular implementation of mixed-domain FIR filtering using transformer combiners and
switched-capacitor RFDACs is introduced. Section 4.4 delves into the implementation details
of the 65 nm CMOS >1W 2.2 GHz digital transmitter with wideband mixed-domain multi-
tap FIR filtering of OOB noise floor. We conclude the chapter with measured results of the
implemented prototype in Section 4.5 and conclusions in Section 4.6.
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Figure 4.1: Digital-domain FIR filtering scheme showing the power spectral density at each
point in the signal flow.
4.2 Mixed-domain Multi-tap FIR filtering of OOB Quan-
tization noise
In order to suppress quantization noise, we first demonstrate the ineffectiveness of the ap-
proach wherein the baseband quantized signal is filtered in the digital domain using a notch
filter to suppress its noise in the RX band. This digital-domain FIR scheme is shown in Fig.
4.1. The baseband sampled and quantized signals IBB/QBB are generated by the DSP. The
simulated power spectral density (PSD) of IBB/QBB 1.4 MHz 64-QAM signal sampled at
560 MHz with 9 bit resolution is also shown in the figure. This signal is filtered digitally using
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a 3-tap 4th order FIR filter (1 + 2z−2 + z−4) which places wideband a notch at 140 MHz in
the digital signal. In Section 4.3.2, further details on how this choice of FIR coefficients leads
to wideband notches are elaborated. It must be noted that the filtered signal IFIR/QFIR
has a resolution of 11 bits and its simulated PSD shows infinitely deep notches. This filtered
signal is passed through a 2D DPD [24,75] to compensate for the nonlinearity of the digital
transmitter. The DPD uses an LUT size of 64×64 elements on which 2D cubic interpolation
is performed to obtain IDPD/QDPD. The static nonlinearity used for this simulation study is
the measured nonlinearity of a switched-capacitor digital transmitter. The predistorted data
IDPD/QDPD is then fed to the digital transmitter to generate the RF output. The simulated
PSD of the RF output shows that the deep notches in IFIR/QFIR are severely degraded. This
is due to the residual nonlinearity after 2D predistortion which results in an effective noise
floor that is no better that the baseline case when filtering is disabled. This is despite the
fact that the switched-capacitor digital transmitter is more linear than traditional current-
combined Class-E/Class-EF−1odd/Class-D
−1 digital transmitters. Static DPD algorithms such
as the one employed here are typically insufficient to knock down spectral regrowth of the
main signal at RX band offsets to the noise-floor of the digital transmitter. Hence, while
static DPD can drastically improve the EVM of a modulated signal, it cannot be used to
reach accuracies required to shape the noise-floor of the digital transmitter. In other words,
digital-domain filtering of quantization noise is largely ineffective for RX band noise shaping
of high-power digital transmitters owing to its sensitivity to the residual nonlinearity after
DPD.
To circumvent this problem, we propose the mixed-domain FIR filtering scheme shown
in Fig. 4.2. The baseband sampled and quantized signals IBB/QBB are generated in the
DSP and directly passed through the 2D digital predistorter. The predistorter here also has
64×64 LUT elements and uses cubic interpolation. The predistorted data is then fed to the
digital transmitter which is itself in an FIR configuration with multiple delayed 9-bit RFDAC
taps summed linearly. The net resolution of the RFDAC is still 11 bits as in the previous
case, since each RFDAC has a 9 bit resolution and the remaining 2 bits are implemented
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Figure 4.2: Ideal mixed-domain FIR filtering scheme showing the power spectral density at
each point in the signal flow.
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Figure 4.3: Transformer based mixed-domain FIR filtering.
in a thermometer fashion via transformer combining. The digital predistortion is trained
using the nonlinearity of the transmitter with FIR turned OFF i.e, all delays being identical.
When FIR is turned ON, the residual nonlinearities after predistortion are identical at the
output of all the taps. Hence, although the residual nonlinearity mildly distorts the signal
in each path, delayed versions of identically distorted signals appear at the output of each
RFDAC tap. If the final FIR summation is linear (a topic that is discussed in greater detail
in Section 4.3), the notch in the FIR profile is perfectly preserved thus making the filtering
insensitive to the particular nonlinearities of the transmitter (Fig. 4.2).
4.3 Transformer-based mixed-domain multi-tap FIR fil-
tering
Fig. 4.3 shows an implementation of an n-tap mixed-domain FIR filtering wherein n/2 iden-
tical differential RFDACs are combined using an n/2-way transformer combiner. Each half
of a differential RFDAC receives digital baseband signals via independently programmable
delays thus realizing an n-tap structure. The RF signals from all taps are summed across the
transformer combiner in the RF domain to realize a mixed-domain FIR filter. The nominal
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sign of LO signals going to each tap in a differential RFDAC are flipped so as to cause an
addition of the signals from the two taps in the RF domain. Each RFDAC tap may be rep-
resented as an equivalent digital control word (DCW) dependent voltage source Vs(Iin, Qin)
in series with a DCW dependent source impedance Zs(Iin, Qin). Zs is a steady-state value
that assumes immediate settling of the circuit when DCW is changed. This assumption
is less valid as the signal BW increases as does the efficacy of static DPD. Assuming the
transformer combiner is ideal with a 1:1 turns ratio for each section, the output voltage Vout
of the transformer combiner may be written as -
Vout =
RL
RL + Zs1 + Zs2 + . . .+ Zsn
· (Vs1 + Vs2 + . . .+ Vsn) (4.1)
=
(Vs(Iin(t− τ1), Qin(t− τ1)) + . . .+ Vs(Iin(t− τn), Qin(t− τn)))
1 +








· [Vs(t− τ1) + Vs(t− τ2) + . . .+ Vsn(t− τn)]︸ ︷︷ ︸
FIR response
(4.3)
From (4.3), it is seen that the output response has the form of an FIR filter. However,
the identical weights of each tap are nonlinear (dependent on Iin/Qin). In order for the
summation to be as linear as possible, the variation in the source impedance Zs(Iin, Qin) of
each RFDAC tap across DCW must be minimized. An interaction between notch depth,
signal BW and notch offset frequency can be seen here. The signal BW dictates how far
apart the DCWs going to each each tap in the FIR are from each other. Higher the signal
BW, faster is the signal variation in the time-domain which results in larger differences in
the DCWs going to each tap for a given notch offset frequency. Also, closer notch offset
frequencies necessitate the use of larger delays in the FIR which also leads to the aforemen-
tioned phenomenon. These large differences in DCWs and correspondingly large differences
in the source impedances of all taps causes a larger distortion in the FIR response and result
in shallower notches.
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Zs= Ron/N ≈ const.




Figure 4.4: Two types of RFDAC taps and their effect on FIR filtering (a) Current-combined
RFDAC taps. (b) Switched-capacitor RFDAC tap.
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4.3.1 Types of RFDAC taps
In typical current-combined digital transmitters with class-D−1 [24,26,27,74], class-E [30,31]
or Class EF−1odd [32] RFDAC taps, the source impedance of the taps varies drastically with
DCW - from being almost a short-circuit when all sections are ON to a very large impedance
when only a few sections are ON (Fig. 4.4a). This degrades the noise floor in two ways.
The transmitter’s nonlinearity profile is severe causing the effective noise-floor after DPD to
increase. In other words, the ENOB of the transmitter degrades with stronger nonlinearity.
Secondly, if transformer-based mixed-domain FIR is used, the strongly nonlinear impedance
also causes the net FIR response to be multiplied with a DCW dependent gain in the time-
domain (as seen in (4.3)) resulting in distortion of the response. This in turn leads to a
shallow notch in the RX band.
Switched capacitor PAs [22,29,76] offer a solution to both these drawbacks. In a switched
capacitor RFDAC (Fig. 4.4b) the output impedance of the tap remains nearly constant
across DCWs [77]. This is because an OFF section in the tap exhibits a low impedance
through the triode-region resistance of the NMOS device stack. This impedance is nearly
equal to the impedance of an ON section which alternates between the triode-region resis-
tance of the PMOS stack and the NMOS stack. This effect helps the noise-floor in two ways
- by making the PA more linear, and hence increasing its ENOB, and by making the final
FIR summation linear. The higher ENOB results in a lower baseline noise-floor (without
FIR) and the linear FIR summation results in strong suppression of quantization noise in
the RX band.
4.3.2 Wideband Noise Suppression
While it is sufficient to have only two identically weighted taps in an FIR structure to create
a notch filter, the BW of the notch is very narrow. Such a 2-tap structure has a transfer
function given by H1(s) = G(1 + e
−sτ ) where G is the gain of each tap. This filter creates
an infinite number of notches, the closest of which is at a frequency of 0.5/τ Hz in the
baseband signal (offset from the carrier in the RF signal). Fig. 4.5 shows the results of
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Figure 4.5: Benefits of a multi-tap FIR structure as opposed to a simple 2-tap FIR.
simulations performed on an ideal 9 bit RFDAC with different FIR configurations. The
modulation signal is a 10 MHz single-carrier 64-QAM signal at a sampling frequency (fsamp)
of 560 MHz. The red curve in Fig. 4.5 shows the BW of the 2-tap notch defined by a noise-
floor ¡-155 dBc/Hz to be just 26 MHz. The BW of suppression can be considerably increased
if we cascade multiple such notch filters with the same notch frequency. For instance, if we
cascade two identical notch filters, the corresponding transfer function may be expressed as
-
H2(s) = G(1 + e
−sτ ) ·G(1 + e−sτ ) = G2(1 + 2e−sτ + e−s2τ ) = G2(1 + e−sτ + e−sτ + e−s2τ ),(4.4)
which is essentially a 3-tap structure emulated by a 4-tap structure with identical weights
where two of the taps have identical delays of τ . This configuration will henceforth be
called “effective-3-tap” in the rest of the chapter. The blue curve in Fig. 4.5 shows the
corresponding PSD of the RFDAC and the BW is seen to increase to 68 MHz. A cascade of
three identical 2-tap notch filters can be reduced to the following -
H3(s) = G
3(1 + e−sτ )3 = G3(1 + e−sτ + e−sτ + e−sτ + e−s2τ + e−s2τ + e−s2τ + e−s3τ ), (4.5)
which is an 8-tap emulation of the 4-tap structure. This structure has a notch BW
of 100 MHz (green curve in Fig. 4.5). In this manner, any number of such cascaded 2-
tap notch filter structures may be emulated using a single-stage multi-tap structure with
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identical weights. This makes it particularly amenable to embedding itself in PA arrays
which typically have multiple identical PAs (identical tap weights) that are power combined
using a passive power combiner. Furthermore, this configuration also allows the option of
staggering the notch frequencies in the cascade of 2-tap FIR notch filters in order to obtain a
wider BW of suppression at the expense of maximum notch depth. However, this possibility
is not explored here.
4.4 Design Considerations and Circuit Implementation
Fig. 4.6 shows the block diagram of the implemented digital transmitter in 65 nm CMOS.
The digital transmitter consists of two differential RFDACs power combined via a 2-way
transformer combiner. Each half of a differential RFDAC receives I/Q DCWs with inde-
pendently programmable delays thus forming the 4 taps of the mixed-domain FIR filter.
The taps’ signals are summed across the transformer combiner in the RF domain. The load
impedance is transformed via a matching network formed by an off-chip capacitor, wirebond
and the transformer to present 1.7Ω to each tap. 25% duty-cycle I/Q LO waveforms are
generated on-chip and fed all taps of the digital transmitter via a corporate distribution
network. The LO sign MUXes are used to select the desired phase of the LO signal fed to
each tap and constitutes the 9th bit of each tap. The baseband I/Q data is fed to the chip
serially at 5.04 Gbps on each I/Q lane. The data is deserialized on-chip using a high-speed
deserializer and decoded. The decoded data passes through a set of sub-sample period delay
generators whose delays are controlled by user programmable static configuration bits.
4.4.1 Switched capacitor RFDAC tap
Fig. 4.7 shows the circuit diagram of an RFDAC tap. The RFDAC taps are implemented as
switched-capacitor power amplifiers (SCPA) employing stacked PMOS and NMOS devices
in the final driver. This enables the PA to operate off twice the nominal power supply
for higher output power. The tap is sliced in a segmented fashion with 4 binary and 4
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Figure 4.6: Block diagram of the switched-capacitor digital transmitter with wideband
mixed-domain multi-tap FIR filtering of out-of-band noise floor.
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Figure 4.7: Circuit diagram of the switched-capacitor RFDAC tap.
thermometer bits as a compromise between nonlinearity from mismatch and complexity of
implementation. Buffered level-shifters are used to drive the PMOS stack of the final driver
stage in every slice. In the NMOS path, the delay of the level-shifter of the PMOS path
is compensated by adding four additional inverter stages. Each slice of the SCPA receives
25% duty-cycle I and Q LO signals ANDed with I and Q DCWs respectively. In this way,
the PA drivers and output capacitors are shared and time-multiplexed between the I and Q
DCWs. The switched-capacitor taps are laid out in a common centroid fashion to mitigate
the effects of linear gradient mismatches as shown in Fig. 4.8. The LO and digital clock
routings are performed in a corporate/tree manner to minimize the delay differences in the
LO and clock signals reaching each bit. The skew-controlled clock is further used to re-time
the data signals at each bit using D flip-flops to eliminate any skew in the turn ON or
OFF instances of all bits. Minimizing the delay in the LO signals reaching each bit reduces
nonlinearity of the tap while the properly re-timed bits alleviates additional random noise
from the different turn ON/OFF instances of each bit.
Choosing the LSB capacitance of the switched-capacitor RFDAC tap entails trading-off
mismatch between various bits in a tap and between bits in different taps, area, efficiency
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Figure 4.8: Switched capacitor RFDAC tap layout and routing.
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Figure 4.9: Effect of mismatch on FIR.
under backoff and RF signal BW. Larger capacitances lead to smaller loaded quality factors
which adversely affects efficiency under backoff [29]. However, owing to the lower quality
factor, RF BW is enhanced. Also, while the area of the capacitor DAC increases, mismatch
between different bits is reduced. An LSB capacitance of 91.2 fF is chosen considering these
tradeoffs.
Once the LSB capacitance is chosen, the device sizes of the final stacked inverters must be
selected. Larger devices require higher power to drive them adversely affecting PAE. How-
ever, larger devices are less susceptible to random mismatches. The mismatch contribution
of the inverters can be made negligibly small by making them very large thus limiting the
mismatch to capacitor ratio mismatches which are inherently very precise in modern CMOS
processes.
Fig. 4.9 shows the simulated effect of mismatch on the noise-floor after FIR filtering.
The simulated nonlinearity of a 9 bit switched-capacitor RFDAC is used for this study. The
bits are segmented as 4 binary LSBs and 4 thermoemter LSBs and random mismatches are
assigned to each bit accordingly. Each point on Fig. 4.9 corresponds to the average noise
floor over 20 simulations for a given mismatch standard deviation of the LSB. Also, perfectly
linear summation of the signals from all taps is assumed. It is seen that a mismatch standard
deviation of <4% LSB is required to achieve a noise-floor of <-155 dBc/Hz after filtering.
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Figure 4.10: Simulated mismatch of the implemented design.
Monte-carlo simulations (Fig. 4.10) conducted on the implemented digital transmitter shows
worst-case mismatch of 0.12% LSB from amplitude variations alone and worst-case mismatch
of 0.08% LSB from phase variations alone which are far below the required levels. This
underscores the mismatch resilience in switched-capacitor digital transmitters which is key
to achieving good filtering of quantization noise.
Fig. 4.11 shows the source impedance of the switched-capacitor RFDAC tap as a scatter
plot across DCW for different final stacked inverter device sizes. It is seen that as the device
size increases, the variation in the source impedance of the tap across DCW decreases which
contributes to higher linearity of the tap and less distortion in the FIR response. Also, since
the nonlinearity of the switched capacitor PA is largely determined by the finite rise and
fall times of the output of this inverter [29], a larger inverter translates to lower nonlinearity
levels i.e. lesser variation in source impedance across DCWs. In essence, the choice of the
device size in the final inverter stage is a trade-off between efficiency and nonlinearity.
Another consideration in determining the sizes of the final stage driver, LO and clock
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Figure 4.11: Source impedance of the switched-capacitor RFDAC tap as a scatter plot versus
DCW for different final stage driver sizes (aggregate across all bits in a tap). 2×Vdd=2.4V,
carrier frequency = 2.4 GHz.
Figure 4.12: Simulated phase-noise performance of the digital transmitter.
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distribution paths is their effect on phase noise. Phase noise of the LO signal places a lower
limit on the achievable noise floor after filtering. The device sizes in each of these must be
chosen so as to negligibly degrade the phase noise of the synthesizer and clock generator.
Phase noise trades-off with power consumption of the distribution paths and hence overall
transmitter efficiency. The phase noise contribution from the transmitter itself assuming a
perfectly clean clock is simulated at peak output power and 6 dB backed-off output powers
as shown in Fig. 4.12. It can be seen that the phase noise at 45 MHz offset from the carrier
is as low as -168.6 dBc/Hz at 6 dB back-off which implies that the transmitter itself is not
a dominant contributor of phase noise. However, it must still be noted that the notch will
be limited to the phase noise level of the input clock from the synthesizer (external signal
generator in our case).
4.4.2 Power amplifier passive network
The output passive network of the SCPA is shown in Fig. 4.13. In order to minimize the
mismatch in impedance seen by each tap looking into the transformer combiner, a purely
differential configuration is chosen. The single-ended 50Ω load is transformed to a differential
50Ω via an off-chip balun. This differential 50Ω is transformed using an L-match circuit
consisting of an off-chip capacitor and wire-bond inductances to present a differential 23Ω
at 2.2 GHz. The transformer combiner then transforms it to 3.4Ω differential load resistance
at the input of each section of the transformer combiner and an inductance that resonates
with the series capacitance of each differential switched-capacitor RFDAC at 2.2 GHz.
The transformer combiner is designed with a turns ratio of 1 with 500 pH of inductance.
A coplanar layout is chosen for the transformers with the primary and secondary windings on
the same thick metal layer to minimize the interwinding coupling capacitance. The primary
winding is split in half and straddles the secondary winding. The spacing between them is
adjusted to optimize the coupling coefficient while minimizing the interwinding capacitance.
While maximizing the coupling coefficient improves the efficiency of the combiner, the inter-
winding capacitance causes the transfer functions from each single-ended input terminal of
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Figure 4.13: Output passive network of the switched capacitor power amplifier consisting of
an L-match network and a 2-way transformer combiner.
Figure 4.14: Simulated normalized FIR transfer function of the 2-way transformer combiner
as a function of offset frequency from the 2.2 GHz carrier.
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the transformer combiner to the differential output to be non-identical. Minimizing this ca-
pacitance is key to achieving identical weights for all taps in the FIR structure (Fig. 4.3) and
in turn, a good rejection at the notch frequency. The transformer combiner and the output
L-match network have a combined simulated efficiency of 62%. The primary and secondary
windings have quality factors of 10.7 and 9.7 respectively at 2.2 GHz while the coupling
coefficient is 0.72. The simulated total interwinding capacitance per section of the 2-way
transformer combiner is approximately 300 fF. The 2-way transformer combiner is simulated
using ideal voltage-sources at all the four inputs to represent the RFDAC taps. The voltage
sources are 2.2 GHz carrier signals with a swept baseband tone. The baseband tone in each
voltage-source is delayed by the appropriate amount to form different FIR configurations.
Notch offset frequencies of 50 MHz and 100 MHz with 2-tap and 3-tap configurations emu-
lated by the 4-tap structure with equal weights and delay appropriately set are simulated to
determine the effect of the coupling capacitance on the final response. It can be seen in Fig.
4.14 that a worst case notch rejection of 46 dB is observed which is more than sufficient to
suppress the quantization noise-floor of the digital transmitter to below -170 dBc/Hz.
4.4.3 Programmable sub-sample period delay generator
The circuit diagram of the programmable sub-sample period delay generators is shown in
Fig. 4.15. Shift registers clocked by the sampling clock are used to delay decoded I/Q
data by integer multiples of the clock period. The MUX controls are used to select the
appropriate output of the shift registers to set the desired amount of “course” delay of each
tap. The course delay generator is synthesized from Verilog code using the standard digital
cell library. In order to obtain sub-sample period delays, the clock is first passed through
an inverter-based delay line on-chip. The delay-line is tapped at regular intervals and the
outputs are MUXed to obtained a delayed clock. This delayed clock is fed to the shift-
registers in the course delay generator. A resolution of around 50ps and a maximum delay
of 1.55ns are obtained in this implementation. Sub-sample period delay generators allow
more flexibility in the location of notches in the FIR response. For instance, with only the
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Figure 4.15: Schematic of the programmable sub-sample period delay generator.
course delay generators exercised, two of the consecutive notch offset frequencies possible
are 112MHz and 140MHz. However, by exercising the sub-sample period delay generators,
the intervening frequencies are adequately covered.
4.4.4 High-speed deserializer
In order to be able to conveniently test the digital transmitter at high sampling rates in a
packaged setting, a high-speed deserializer is integrated on-chip (Fig. 4.16). Two separate
deserializers, one for the serial I data and Q data each, with a common clock divider path
are implemented. The serial data and clock are fed to the deserializer differentially and are
converted to single-ended signals on-chip using CML buffers. The serial clock is divided by
a factor of 9 to generate the fsamp clock which is the effective baseband sample rate. The
targeted fsamp is 560 MHz which implies a serial data-rate of 5.04 GSps. The serial I/Q
data pass through a chain of nine TSPC D flip-flops with carefully timed clock signals. This
structure essentially forms a high-speed shift register. The outputs of the TSPC D flip-flops
are then retimed using static logic D flip-flops with the fsamp clock to obtain the parallel
9 bit I/Q data samples.
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Figure 4.16: Block diagram of the high-speed on-chip deserializer to facilitate high sampling-
rate testing of the digital transmitter.
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Figure 4.17: Chip photograph of the 65nm CMOS switched-capacitor digital transmitter
with wideband mixed-domain multi-tap FIR filtering of out-of-band noise floor.
4.5 Measurement Results
The switched-capacitor digital transmitter is fabricated in a 65nm CMOS process. It occupies
an area of 3 mm2 including pads. The chip photograph is shown in Fig. 4.17. It is packaged
in a 40 pin QFN and mounted on a high-speed PCB for testing as shown in Fig. 4.18.
4.5.1 Static measurements
The peak performance of the digital transmitter is measured by setting the I/Q DCWs to
their maximum value of +255 and sweeping the LO input frequency. Fig. 4.19a shows the
peak output power and system efficiency across frequency. The loss of the output L-match
network excluding the balun is included in these measurements. It is seen that a saturated
output power of 30.3 dBm at a system efficiency of 34% is observed at 2.2 GHz. The efficiency
under back-off profile measured at 2.2 GHz in Fig. 4.19b follows a Class-B profile.
The two-dimensional (2D) nonlinearity of the digital transmitter is measured by sweeping
CHAPTER 4. A SWITCHED-CAPACITOR PA BASED DIGITAL TRANSMITTER




































40 pin QFN 
package
Figure 4.18: Package and PCB used for the measurement of the implemented prototype.
the I and Q DCWs across all possible combinations. The downconverted I/Q outputs of the
digital transmitter are plotted in Fig. 4.20. A fairly linear profile across DCW settings is
seen especially in comparison to the 2D nonlinearities of the current-combined digital PAs
in [23,30,32].
4.5.2 Modulated signal measurements
Fig. 4.21 shows the measurement setup used for the modulated signal tests. The 2D non-
linearity of the digital transmitter is imported into MATLAB. A 2D search is performed
on it to generate 64×64 element look-up-tables for I and Q each. Cubic 2D interpolation
is performed on the LUTs to generate predistorted versions IDPD/QDPD of the modulated
baseband digital signals IBB/QBB. A detailed description of the predistortion procedure can
be found in [75]. IDPD/QDPD signals are stored in the memory of a high-performance serial
BERT. The BERT is only used to generate the high-speed serialized versions of IDPD/QDPD.
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Figure 4.19: (a) Measured saturated output power and system efficiency at saturated output
power across frequency. (b) Measured efficiency under back-off at 2.2GHz.
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Figure 4.21: Measurement setup used for the modulated signal tests on the digital transmit-
ter.
CHAPTER 4. A SWITCHED-CAPACITOR PA BASED DIGITAL TRANSMITTER
WITH WIDEBAND MIXED-DOMAIN MULTI-TAP FIR FILTERING OF OOB NOISE
FLOOR 112
Figure 4.22: Measured close-in power spectral density of predistorted single-carrier 64-QAM
signals with different BWs at 2.23GHz.
The serial data along with the serial clock is fed to the digital transmitter. The output of
the digital transmitter is observed on a vector signal analyser.
A predistorted 20 MHz 64-QAM signal is fed at a serial rate of 5.04 GSps (effective
RFDAC fsamp=560 MHz) to the digital transmitter operating at 2.23 GHz. The measured
average output power is 24 dBm (6 dB PAPR) with a system efficiency of 16%. Fig. 4.22
shows the close-in PSD of the output of the digital transmitter for predistorted single-carrier
64-QAM signals with 1.4 MHz, 5 MHz, 10 MHz and 20 MHz BWs. The measured EVM
of demodulated signals across signal BWs is shown in Fig. 4.23. The EVM of a 1.4 MHz
64-QAM signal is -30 dB and degrades as BW increases to about -23.8 dB for an 80 MHz 64-
QAM signal. This is because a simple static 2D DPD algorithm is used here which does not
account for the memory effects that become more apparent at larger BWs. Memory-based
DPD can improve the EVM by capturing memory-effects in the nonlinearity of the digital
transmitter at the expense of increased computational resources and training periods for the
DPD algorithm. The measured ACPR for the 20 MHz BW signal is -36.5 dB.
Fig. 4.24 shows the effect of mixed-domain multi-tap FIR on the power spectral density
of a predistorted 1.4 MHz single-carrier 64-QAM signal. The transmitter is operating at
an LO frequency of 2.23 GHz while the sampling rate is 560 MHz. Without the embedded
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Eff.-3-tap FIR (τ1=0ns, τ2=3.571ns, τ3=τ4=1.786ns)
Eff.-3-tap FIR (τ1=0ns, τ2=7.143ns, τ3=τ4=3.571ns)
Eff.-3-tap FIR (τ1=0ns, τ2=10.715ns, τ3=τ4=5.357ns)
Eff.-3-tap FIR (τ1=0ns, τ2=14.286ns, τ3=τ4=7.143ns)
Figure 4.24: Measured power spectral density of a 1.4 MHz single-carrier 64-QAM signal for
various filter configurations.
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Effective 3-tap FIR (τ1=0ns, τ2=7.143ns, τ3=τ4=3.571ns)
Effective 2-tap FIR (τ1=τ2=0ns, τ3=τ4=3.571ns)
Figure 4.25: Measured power spectral density in the notch region (1˜40 MHz offset) of a
1.4 MHz single-carrier 64-QAM signal for effective-2-tap and effective-3-tap FIR configura-
tions.
mixed-domain FIR turned ON, the transmitter has a noise floor of -125 dBc/Hz at an offset
of 135 MHz from the carrier (black curve in Fig. 4.24). With the transmitter configured
as an effective-3-tap FIR (τ1 = 0 ns, τ2 = 7.143 ns, τ3 = τ4 = 3.571 ns), the noise floor is
suppressed by 24 dB achieving -149 dBc/Hz averaged over a BW of 20 MHz at the same offset
frequency (red curve in Fig. 4.24). To demonstrate tunability of the notch frequency, the
delays of the effective-3-tap FIR are changed to τ1 = 0 ns, τ2 = 3.571 ns, τ3 = τ4 = 1.786 ns
which places the notch at an offset of 280 MHz from the carrier (purple curve in Fig. 4.24).
Here, it is seen that the FIR suppresses the noise-floor by >20dB to reach -150 dBc/Hz over
a BW of 90 MHz. Two other effective-3-tap FIR configurations are shown in Fig. 4.24 with
notch frequencies at 70 MHz and 210 MHz offsets (blue curve) which achieves an average
noise-floor of -147 dBc/Hz over 20 MHz at this offset, and at 100 MHz and 280 MHz offsets
(green curve) from the carrier.
The benefit of having a 4-tap mixed-domain FIR filter in the configuration described in
Section 4.3.2 is shown in Fig. 4.25. The region of the PSD at an offset of 140 MHz from the
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carrier is considered. An effective-2-tap FIR configuration is emulated by setting the delays
as τ1 = τ2 = 0 ns, τ3 = τ4 = 3.571 ns. It is seen that the noise-floor is -148 dBc/Hz over a
BW of 5 MHz (purple curve). The digital transmitter is then configured as an effective-3-
tap FIR with the delays set as - τ1 = 0ns, τ2 = 7.143 ns, τ3 = τ4 = 3.571 ns. The BW of
suppression improves drastically to 20 MHz (red curve) clearly demonstrating the advantage
of having multiple taps.
4.5.3 FDD demonstration
The digital transmitter is tested in an FDD setup shown in Fig. 4.26a. The digital trans-
mitter and a commercial off-the-shelf amplifier [78] are attached to a band 7 duplexer [79].
The duplexer’s measured characteristics are shown in Fig. 4.26b. For this demonstration,
we set the transmitter’s carrier frequency at 2.5 GHz and the duplex offset to be 120 MHz.
The duplexer’s TX-RX isolation varies from 46-50 dB over the considered receiver frequency
range.
When the transmitter is OFF, the cascaded NF of the amplifier and duplexer is dominated
by the receiver’s noise and the duplexer’s insertion loss. This is measured to be ∼6 dB in the
RX band (black line in Fig.4.27). The digital transmitter is turned ON and a predistorted
1.4 MHz 64-QAM signal is fed to it at fsamp=480 MHz. The measured average output power
is 21 dBm at the digital transmitter output. The delays of all taps are set to be identical
to each other effectively turning OFF any mixed-domain FIR filtering. In this scenario,
the upconverted baseband quantization noise severely degrades the duplexer-receiver NF to
∼30 dB in the RX band (blue line in Fig.4.27). The digital transmitter is then configured
as an effective-3-tap FIR by setting τ1 = 0, τ2 = 8.333 ns, and τ3 = τ4 = 4.167 ns.
This places a wideband notch at 120 MHz offset from the carrier thereby suppressing the
quantization noise in the RX band. The cascaded LNA-duplexer NF is measured to be ∼9 dB
(red line in Fig.4.27) - >20 dB improvement over the baseline case with FIR turned OFF.
In summary, the switched-capacitor digital transmitter with wideband mixed-domain FIR
filtering of quantization noise only degrades the NF of the LNA-duplexer by 3 dB as opposed
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Figure 4.26: (a) FDD demonstration with the implemented prototype using a commercial
TriQuint duplexer. (b) Measured duplexer characteristics.
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Figure 4.27: Measured cascaded NF of the duplexer and LNA with the transmitter OFF,
transmitter ON and FIR OFF and with the transmitter ON and FIR ON.
to >23 dB with FIR turned OFF. This demonstration proves that the switched-capacitor
digital transmitter with wideband mixed-domain FIR filtering is a promising candidate for
wireless FDD and coexistence scenarios.
Table 4.1 compares this work with prior RF digital transmitters having ¿20 dBm peak
output power. This work achieves superior RX band noise floor by 14 dB or 25×, while
simultaneously achieving the highest peak output power in the table. It is noteworthy that
this work approaches the challenging FDD RX band noise requirements which can be fully
satisfied with margin by adding an effective bit and by doubling the sampling rate.
4.6 Conclusion
A fundamental challenge of using digital transmitters for FDD and in coexistence scenarios
is the unfiltered quantization noise that leaks into the RX band. A multi-tap mixed-domain
FIR filtering approach is proposed to overcome this limitation. The highly-linear SCPA is
used to improve the ENOB and linearity of FIR summation. A fully-integrated high-power
digital transmitter which achieves -149 dBc/Hz noise floor in the RX band over a BW of
20 MHz at 24 dBm of output power is demonstrated. Employing memory-based DPD to
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Table 4.1: Performance summary and comparison.
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help compensate for the residual nonlinearity after static DPD to improve notch depth and
combining the mixed-domain FIR filtering approach with average efficiency enhancement
techniques such as Doherty and Class-G are topics for future research.
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Chapter 5
Future Work
5.1 Power Control in Digital Transmitters
The principle of power control is a crucial radio network function in cellular systems. Power
control in the uplink for user-equipment (UE) is used to mitigate inter-cell interference,
reduce UE power consumption and hence increase standby-time, and improve cell coverage
and SNR of the transmitted signal at the base station [80]. The 3GPP LTE standard specifies
that the maximum allowable transmitted power of the user-equipment (UE) is 23 dBm while
the minimum controlled output power requirement is -40 dBm [81]. The UE must be able
to vary its output power over this 63 dB dynamic range.
The function of power control in conventional analog transmitters is performed by the
VGA which varies the strength of the baseband signal at the input of the upconversion mixer.
This block is designed with stringent linearity and noise specifications. Moreover, the gain
steps must be designed to be db-linear manner which requires complex circuitry and a large
chip area [82]. In digital transmitters, the absence of a VGA forces us to look for other means
of power control. One straightforward technique is to turn OFF different number of bits in
the transmitter and scale the baseband digital signal to the remaining resolution. Since the
output power is directly related to the number of ON sections in the digital transmitter, the
output power of the transmitter may be scaled in this manner. However, this is associated
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with a decrease in the resolution of the digital-to-RF conversion which reduces SNR by 6 dB
per effective bit. Moreover, this method of power control cannot be exercised to achieve the
entire dynamic range since a certain minimum resolution is required in order to satisfy EVM
requirements. Hence, introducing a purely digital mechanism of power control in digital
transmitters to replace the lost functionality of the VGA is a natural extension of this thesis.
5.2 Tunable Matching Networks for High-power Digi-
tal Transmitters
In RF-power-DAC based digital transmitters, the range of operable carrier frequencies is
largely limited by the output matching network. Other components of the digital transmit-
ter such as the LO MUXes, LO and clock distribution networks, digital data re-timing and
power-devices are broadband switching circuits, whose the maximum operating frequency
is limited by the switching time-constants of devices which is very small in scaled CMOS
processes. In order to leverage the true benefits of reconfigurability of the digital trans-
mitter, the output matching network must also be made tunable. The design of highly
efficient, tunable and compact on-chip matching networks for high power PAs is challenging
for many reasons. In scaled CMOS processes, the output matching network must transform
the 50 Ω load to a very small impedance in order to deliver a high output power from a low
supply-voltage. Matching networks have an inverse relationship with impedance transfor-
mation ratio. The matching network must have low loss across the entire frequency range of
operation. The introduction of tunability implies adding switchable banks of capacitors or
inductors in the matching network which could decrease its efficiency due to parasitics and
losses in the switches. Since the matching network is at the output of the digital transmit-
ter, it must sustain very large instantaneous voltage swings (as high as 10 V) which raises
concerns of power handling by the switch devices. Furthermore, in order to make the trans-
mitter fully integrated, the matching network must be implemented with the poor quality
of on-chip passive components. Thus, design of a truly efficient on-chip tunable matching
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network is an interesting extension of this work and is required to realize the holy-grail of a
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Appendix A
Algorithm for determining the
optimum eight-way zero-degree
combiner
Figure A.1: Schematic of the eight-way zero-degree combiner used for comparison with the
eight-way lumped quarter-wave combiner.
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An eight-way optimum zero-degree combiner was designed and simulated to compare its
performance with the lumped quarter-wave combiner. The combiner has a line of length L1
with characteristic impedance Z1 and another of length L2 and characteristic impedance Z2
(Fig. A.1). An exhaustive four variable search is performed wherein Z1, Z2 are swept from
25Ω to 70Ω. This range was chosen to represent the practically realizable transmission lines
on chip considering layout and electro-migration limitations. Design points which yield an
input reflection lesser than -20 dB are chosen and the efficiency of each set is calculated using
typical line-loss values from EM simulations. The {Z1, L1, Z2, L2} set which maximizes the
efficiency of the combiner at the desired frequency of operation is chosen. The equations
used in this algorithm are presented below -
Zint = Z1.
[
(50× 4) + Z1 tanh(γl)





2Zint + Z2 tanh(γl)


















∣∣∣∣ Vinteγ1L1 + Γle−γ1L1





∣∣∣∣ Vineγ2L2 + Γinte−γ2L2








8Pin − (4Ploss,1 + 8Ploss,2)
8Pin
(A.9)
APPENDIX B. POWER COMBINER CONDITIONS FOR LINEAR OUTPUT
AMPLITUDE VERSUS DIGITAL CONTROL WORD 138
Appendix B
Power Combiner Conditions for
Linear Output Amplitude versus
Digital Control Word
Consider an n-way passive and reciprocal combiner whose first n ports are inputs and the
(n + 1)th port is the output which drives an impedance Zload. The combiner is driven by n
identical PA unit-cells. m(≤ n) PA unit-cells are ON and are modeled as a voltage source
Vs in series with a source impedance Zon. The OFF PA unit-cells are simply modeled as an
impedance Zoff to ground. In order for the network including these impedances to remain
the same irrespective of the value of m, the following condition must be satisfied:
Zon = Zoff . (B.1)
Under this condition, only the excitation changes with m and the currents and voltages of
the network for all values of m may be determined by superposition. We define Y = [yij] to
be the complex Y-parameter matrix of this combiner together with the output impedances
of the ON and OFF PA unit-cells. The combiner output may be determined as:
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In+1 = [y(n+1)1 + . . .+ y(n+1)m]Vs + y(n+1)(n+1)Vn+1 (B.2)
−Vn+1
Zload
= [y(n+1)1 + . . .+ y(n+1)m]Vs + y(n+1)(n+1)Vn+1 (B.3)
Vn+1 = − [
m terms︷ ︸︸ ︷
y(n+1)1 + . . .+ y(n+1)m]Vs
Z−1load + y(n+1)(n+1)
. (B.4)
If Vn+1 ∝ m is desired then it follows that
y(n+1)1 = y(n+1)2 = . . . = y(n+1)n = a. (B.5)
In addition to linearity with m, it is also desirable that each ON PA unit-cell sees the
same input impedance. For this to be true, for a given m, the input currents of all the ON
sections must be equal. Consider the case of m = 2 when the jth and kth PA unit-cells are
ON. The output currents of these unit-cells (input currents to the combiner) are
Ij = (yjj + yjk)Vs + aVn+1 (B.6)
and Ik = (ykk + ykj)Vs + aVn+1. (B.7)
Since we desire Ij = Ik and yjk = ykj from reciprocity,
yjj = ykk = b where j 6= k and j, k ∈ 1, 2, . . . n (B.8)
Now consider m = 3 when the jth, kth and lth PA unit-cells are ON. The output currents
of these unit-cells are
Ij = (b+ yjk + yjl)Vs + aVn+1, (B.9)
Ik = (ykj + b+ ykl)Vs + aVn+1, (B.10)
and Il = (ylj + ylk + b)Vs + aVn+1. (B.11)
Imposing the Ij = Ik condition yields the following:
(b+ yjk + yjl)Vs + aVn+1 = (ykj + b+ ykl)Vs + aVn+1 (B.12)
⇒ yjl = ykl = c where j 6= k 6= l and j, k, l ∈ 1, 2, . . . n. (B.13)
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From (B.5),(B.8), and (B.13) the general Y-parameter matrix structure for an n-way
passive, reciprocal combiner along with the source impedances of the PA unit-cells that
satisfies linearity with m as well as equal load impedance seen by all ON unit-cells for each






c . . . ...
b a
a a a · · · a y(n+1)(n+1)

(B.14)
The Y-parameters of an ideal n-way quarter-wave lumped combiner at the operating
frequency ω0 driven by PA unit-cells with equal ON and OFF output impedances (Zs) has
this matrix structure, with a = −1/jZ0, b = 0, c = 0 and y(n+1)(n+1) = nZs/Z20 .
The eight lumped quarter-wave sections in the combiners used in the two prototypes are
joined pairwise and each pair is connected to the output pad by means of an intermediary
microstrip. Care must be taken to ensure that these routing lines are as short as possible
to minimize the impedance transformation that they perform and the resulting asymmetry
in the ON PA unit-cell load impedances for each m. For the combiner used in the three-
bit digital to mmWave PA array prototype, from simulations, when all unit-cells are ON,
each of the four aforementioned microstrip lines transforms a 4× 50 Ω load in parallel with
30 fF/4 pad capacitance to 167.25 Ω||37.8 fF . Hence, each lumped quarter-wave section sees
334.5 Ω||18.9 fF instead of an ideal value of 400 Ω. The input impedance of the EM simulated
combiner used in the three-bit digital to mmWave PA array prototype seen by each ON PA
unit-cell across m is very close to the ideal variation and the difference in the impedance
between various ON ports is negligibly small as shown in Figs. B.1a and B.1b. This indicates
that the connecting lines used in this design don’t violate the symmetry dictated by (B.13) to
a large extent since their lengths are minimized and their characteristic impedances optimized
to minimize their effect. Such optimization is not possible in the zero-degree combiner since
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(a) (b)
Figure B.1: (a) Series input resistance and (b) reactance across m of the EM simulated
eight-way combiner seen by each ON PA unit-cell in the three-bit digital to mmWave PA
array prototype.
all the connecting lines play a vital role in the impedance transformation being performed.
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Appendix C
Analysis of the 50% Duty-cycle Finite
Choke Class E/Fodd RFDAC
Fig. C.1 shows the schematic of a 50% duty-cycle Class E/Fodd power amplifier that is
used for the following analysis. A switching-class power DAC performs RF modulation
by modulation of the switch resistance. The switch resistance is controlled by digitally
selecting the number of parallel switches that get the LO drive input. The switch resistance
rs is a combination of all the parallel switches that receive the LO drive input. Cs is the
total switch capacitance. Lc is the choke inductance which can be incorporated into the
transformer in a transformer combined system. GL + jBL is the load impedance required
to satisfy zero-voltage-switching conditions for maximum efficiency. An ideal fundamental
frequency ω0 = 2pif0 band-stop filter is connected across the load. In this analysis, we derive
the effect of changing the switch ON resistance of a 50% duty-cycle Class E/Fodd PA on its
output amplitude, phase and efficiency. Note that this is different from the I/Q power DAC
where each switch device is divided into I and Q sections that are driven by quadrature 25%
duty-cycle waveforms.
For this analysis, we assume that the peak output power desired Po,max, supply voltage
VDC and operating frequency ω0 are given quantities. Moreover, a simplified model of the
switch is used where it is represented as a bank of parallel resistor. In reality, a MOS switch


















Figure C.1: Schematic of a Class E/Fodd power amplifier with finite choke and resistor-based
switch bank.
bank will be used which can have more complex nonlinear behavior. The load impedance
for ZVS at the peak output power point is a well known result and is given by the following
equations -









Switch 1 is closed from θ = ω0t = 0 to pi and switch 2 is closed from pi to 2pi. Due to
the differential symmetry of the circuit, the ideal band-stop filter and periodicity, the switch
voltages may be expressed as follows -
v1 = VDC + a1 cos θ + b1 sin θ +
∑
n even
an cosnθ + bn sinnθ (C.4)
v2 = VDC − a1 cos θ − b1 sin θ +
∑
n even
an cosnθ + bn sinnθ (C.5)
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The switch voltages only contain even harmonic components since the odd harmonic
components are tuned out by the ideal band-stop filter which is a characteristic of the







−a1 sin θ + b1 cos θ +
∑
n even









a1 sin θ − b1 cos θ +
∑
n even
n(−an sinnθ + bn cosnθ)
]
(C.9)




































The switch currents are -





























Upon applying KCL at the VDC supernode and then at v1, and noting that only the
fundamental component of current flows through the load admittance GL + jBL due to the
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Dn(n2 − 1)2 (C.22)








Dn(n2 − 1)2 (C.23)














Upon solving for a1 and b1, the remaining quantities may be calculated as follows -






















C.0.1 Comparison with Simulations
An ideal switch based Class E/Fodd circuit is simulated in Cadence for different values of
loaded quality factor of the tank. The values chosen for the design are Lc = 1nH, Cs = 8pF ,
f0 = 2.4GHz, Po,max = 250mW and VDC = 1V . The results of the simulation and theoretical
analysis for this case are shown in Fig. C.2a - Fig. C.2d. There is a good match between
theory and simulations. The minor deviations could be due to the finite quality factor of
the band-stop filter and the finite rise and fall times in simulation. This is being further
investigated. The efficiency under backoff profile is slightly worse than Class B.




Figure C.2: Theoretical and simulated results for different tank loaded quality factors of
(a) Output amplitude versus switch conductance, (b) Output phase versus switch conduc-
tance, (c) DC power consumption versus switch conductance and, (d) Output power versus
efficiency.
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Appendix D





































Figure D.1: Circuit diagram used for the analysis of the cartesian RF power DAC.
Fig. D.1 shows the circuit diagram of a Class E/Fodd PA operating at frequency f0 with
supply voltage VDC , choke inductance Lc and switch capacitance Cs. An ideal band-stop
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filter is assumed to be present across the load as shown. Infinitely turn ON and OFF times
are assumed for the switch. The switch is also assumed to always be in the deep-triode
region of operation and is hence modeled by a conductance in parallel with a capacitance.
The switch conductance can be varied during the ON period of the switching operation. In
the figure shown, the left switch conductance is gI for the first half of the ON period and gQ
for the second half. The conductance of the right switch is of the same form but delayed by
half a switching period.
From ZVS conditions at peak output power for a 50% duty-cycle Class E/Fodd PA -













From symmetry, bandpass filter and steady-state assumption -
v1 = VDC + a1 cos θ + b1 sin θ +
∑
n=2,4...
(an cosnθ + bn sinnθ) (D.4)
v2 = VDC − a1 cos θ − b1 sin θ +
∑
n=2,4...
(an cosnθ + bn sinnθ) (D.5)






il1 = IDC +
1
ωoLc











il2 = IDC +
1
ωoLc





(−an sinnθ + bn cosnθ)] (D.9)
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ic1 = ωoCs[−a1 sin θ + b1 cos θ +
∑
n=2,4...





ic2 = ωoCs[a1 sin θ − b1 cos θ +
∑
n=2,4...
n (−an sinnθ + bn cosnθ)] (D.13)
The output amplitude and phase of the RF power DAC is essentially a result of the mixing
operation between the switch conductance and the switch current. Hence, the harmonics of
the switch conductance profile play a key role in determining the final output amplitude and
phase of the output. This form of analysis allows us to express the switch conductance in a
generalized form as the sum of fundamental and harmonic conductance as shown below -
gs1 = co +
∑
k=1,3...
(dk cos kθ + ek sin kθ) +
∑
n=2,4...
(dn cosnθ + en sinnθ) (D.14)
gs2 = co −
∑
k=1,3...
(dk cos kθ + ek sin kθ) +
∑
n=2,4...
(dn cosnθ + en sinnθ) (D.15)
We have to solve for a1, b1, an, bn and IDC . The following equations need to be solved -
is1 + is2 + ic1 + ic2 = il1 + il2 and (D.16)
(Is1 + Ic1 − Il1)Yload = b1 + ja1, (D.17)
where Is1, Ic1 and Il1 are the phasors of the fundamental components of the three currents.
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The individual switch currents may also be derived as follows -






(dk cos kθ + ek sin kθ) +
∑
n=2,4...




VDC + a1 cos θ + b1 sin θ +
∑
n=2,4...
(an cosnθ + bn sinnθ)
]
(D.20)






(dk cos kθ + ek sin kθ) +
∑
n=2,4...




VDC − a1 cos θ − b1 sin θ +
∑
n=2,4...








[(coan + VDCdn) cosnθ + (cobn + VDCen) sinnθ] +
+
E︷ ︸︸ ︷
(a1 cos θ + b1 sin θ)
[ ∑
k=1,3...




F︷ ︸︸ ︷[ ∑
n=2,4...

















(dn+1 + dn−1)a1 + (en+1 − en−1)b1
2
cosnθ +













(an cosnθ + bn sinnθ)
]
(D.25)
This is a product of two infinite series. To make the analysis tractable albeit slightly less
accurate, we restrict the number of harmonics in the voltage and current waveforms to the






(dn cosnθ + en sinnθ)
]
· (a2 cos 2θ + b2 sin 2θ + a4 cos 4θ + b4 sin 4θ)(D.26)
F =
















e2a2 + d2b2 + e6a2 − d6b2 + e8a4 − d8b4
2
sin 4θ (D.27)
Equating the cos 2θ, sin 2θ, cos 4θ, and sin 4θ terms of (D.16) and (D.23) we get four
simultaneous equations with 6 variables - a1, b1, a2, b2, a4 and b4. The remaining two equa-
tions are obtained from (D.17). First, the fundamental component of is1 must be determined






(dk cos kθ + ek sin kθ) +
∑
n=2,4...




VDC + a1 cos θ + b1 sin θ +
∑
n=2,4...
(an cosnθ + bn sinnθ)
]
(D.28)
The following terms in (D.21) contain the fundamental component -
coa1 cos θ + cob1 sin θ (D.29)







(ignoring 3θ terms) (D.30)
VDCd1 cos θ + VDCe1 sin θ (D.31)
∑
n=2,4...
(an cosnθ + bn sinnθ)[dn−1 cos(n− 1)θ + en−1 sin(n− 1)θ +
+dn+1 cos(n+ 1)θ + en+1 sin(n+ 1)θ] (D.32)
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(dn−1 + dn+1)an + (en−1 + en+1)bn
2
cos θ +





Summing the above terms, the fundamental component of switch 1’s current in phasor








































Substituting this expression in (D.17), and equating the real and imaginary parts yields
the remaining two equations. Solving the six simultaneous equations simultaneously yields
the variables a1, b1, a2, b2, a4 and b4.










(gq − gi) sin lpi
2
]





(gq − gi) cos lpi
2
− gq + gi cos pil
]
where l = 1, 2, 3 . . . (D.37)
The equations are solved for Lc = 400pH, Cs = 7.345pF , VDC = 2.6V , fo = 2.4 GHz and
Rl = 33.35Ω and the output I and Q amplitudes are shown in Fig. D.2. The constellation
diagram is shown in Fig. D.3. The efficiency of the RF power DAC as a function of the I
and Q switch conductance is shown in Fig. D.4. The passive losses are not accounted for in
these results.
Figs. D.5a, D.5b, D.6a and D.6b show comparison with PDK simulated output am-
plitude, output phase, output power, and drain efficiency with the theoretically derived
expressions. The graphs are plotted for the special case when I = Q, i.e. the conductance
of the switch in the first half of the ON period is equal to that in the second half. The
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Figure D.2: The theoretical output I and Q nonlinearity of the RF power DAC as a function
of the I and Q switch conductances.
circuit parameters used for plotting the graph are - VDC = 2.6V , Rload = 32Ω, Lc = 400pH,
Cs = 7.345fF , f0 = 2.4GHz and very high quality factor passives. It is seen that there is
good agreement with theory when the output amplitude is high (high switch conductance),
i.e. the switches are being pushed into their triode region of operation. For low output
amplitude levels (low conductance), the devices are still in their saturation region and hence
modeling the switch banks as a conductance in parallel with an output capacitance is no
longer valid. Hence, the analysis must be augmented to include this change in region of op-
eration where the device is modeled as a current source in parallel with an output impedance
for low output amplitude levels and a conductance in parallel with a capacitance for high
output amplitudes.
From the above analysis and comparison with simulations, it is evident that modeling
the switch device as a conductance in parallel with a capacitance is accurate only for high
output power levels when the switch is pushed into the deep-triode region. A more accurate
analysis would be to include a piecewise linear approximation to the nonlinearity of the
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Figure D.3: The theoretical I and Q constellation of the RF power DAC.
Figure D.4: The theoretical efficiency of the RF power DAC.
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(a) (b)
Figure D.5: Comparison of theoretical and PDK device simulated output (a) amplitude and
(b) phase as a function of switch conductance. Note that the x-axis indicates the deep-triode
switch-conductance for the I = Q case.
(a) (b)
Figure D.6: Comparison of theoretical and PDK device simulated (a) output power and
(b) drain efficiency as a function of switch conductance. Note that the x-axis indicates the
deep-triode switch-conductance for the I = Q case.
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switch to include its current-source behavior for small output power levels. The overall
analysis should model the two-dimensional nonlinearity of the RF power DAC better. Based
on this analysis, design guidelines for the synthesis of RF power DACs that explore the
tradeoffs between device size, peak efficiency, mismatch, peak output power and effective
number of bits (ENOB) may be developed.
